期刊文献+

AMBA总线技术在片上系统(SOC)集成设计中的应用 被引量:6

Design of SOC System Structure Based on AMBA Bus
下载PDF
导出
摘要 在SOC设计中,AMBA总线得到广泛的应用。AMBA总线由高速总线AHB/ASB(Advanced H igh-performance Bus)和低速总线APB(Advance Peripher-al Bus)2种总线机制组成,实现R ISC处理器、IP核和外设集成。本文介绍了AMBA总线在SOC设计中的集成设计,并通过16C550串口通讯IP核集成设计例子,展示如何利用AMBA总线的APB总线接口集成IP核,搭建一个SOC系统。 With the development of SOC design technology, AMBA bus is widely applied. The AMBA bus consists of AHB/ASB (Advanced High-performance Bus) and APB (Advance Peripheral Bus). RISC processor,IP and peripheral apparatus are integrated by AMBA bus. The design of system integration using AMBA bus, the IP integrated design method based on APB bus are introduced, and then through the example of 16C550 communication IP integrated design, how to build a SOC system using AMBA bus is demonstrated as well.
出处 《航天控制》 CSCD 北大核心 2006年第3期57-60,共4页 Aerospace Control
关键词 SOC AMBA总线 IP SOC AMBA bus IP
  • 相关文献

参考文献7

二级参考文献8

  • 1[1]Martin G. Design methodologies for system level IP[C]. In:Design, Automation and Test in Europe, 1998,Proceedings, 1998 Page(s):286~289
  • 2[2]Lahiri K, Raghunathan A, Dey S. Fast performance analysis of bus-based system-on-chip communication architectures[C]. In:Computer-Aided Design, 1999. Digest of Technical Papers. 1999 IEEE/ACM International Conference on, 1999 Page(s):566~572
  • 3[3]Benini L, Macchiarulo L, Macii E, Macii E, Poncino M. From architecture to layout:partitioned memory synthesis for embedded systems-on-chip[C]. In:Design Automation Conference, 2001. Proceedings, 2001 Page(s):784~789
  • 4[4]Sassatelli G, Cambon G, Galy J, Torres L. dynamically reconfigurable architecture for embedded systems. In:Rapid System Prototyping[C], 12th International Workshop on, 2001., 2001, Page(s):32~37
  • 5[5]Yang L. T, Muzio J.Built-in self-testable data path synthesis[C]. In:VLSI, 2001 Proceedings. IEEE Computer Society Workshop on , 2001, Page(s):78~84
  • 6[6]Santos M B, Goncalves F M, Teixeiral I C Teixeira J P. RTL-based functional test generation for high defects coverage in digital SOCs[C]. In:European Test Workshop, 2000. Proceedings. IEEE, 2000, Page(s):99~104
  • 7[7]Jaewon Oh, Padram M. Gated clock routing for low-power microprocessor design[C]. In:Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on Volume:20 Issue:6, June 2001, Page(s):715~722
  • 8[8]Chauhan P, Clarke E.M, Lu Y, Wang D.Verifying IP-core based system-on-chip designs[C]. In:ASIC/SOC conference, 1999. Proceedings. Twelfth Annual IEEE International, 1999, Page(s):27~31

共引文献17

同被引文献36

引证文献6

二级引证文献15

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部