期刊文献+

基于VHDL的数控分频器设计及应用 被引量:2

Design and Application of the Numerical Control Frequency Division Machine Based on VHDL
下载PDF
导出
摘要 数控分频器的输出信号频率为输入数据的函数。用传统的方法设计,其设计过程和电路都比较复杂,且设计成果的可修改性和可移植性都较差。基于VHDL的数控分频器设计,整个过程简单、快捷,极易修改,可移植性强。他可利用并行预置数的加法计数器和减法计数器实现。广泛应用于电子仪器、乐器等数字电子系统中。 The output signal of the numerical control frequency division machine is the function of the input data. Both the design process and the circuit are very complicated if designed by the conventional method. Moreover,the modification and the replantation of the design fruits are very bad. The design process of the numerical control frequency division machine is simple, shortcut,simply modified and replanted. It can realize by using the adder and the subtracter of parallel initialized data. It is widely applied in the electron instrument and musical instrument of the electron system.
作者 郭海青
机构地区 青海师范大学
出处 《现代电子技术》 2006年第13期99-101,共3页 Modern Electronics Technique
关键词 数控分频器 VHDL 设计 计数器 信号 numerical control frequency division machine VHDL design counter signal
  • 相关文献

参考文献2

二级参考文献11

  • 1周俊峰 陈涛.基于FPGA的直接数字频率合成器的设计和实现[EB/OL].http://passmatlab.myetang.com,20030-7-27.
  • 2赵俊超 等.集成电路设计VHDL教程[M].北京:希望电子出版社,2002..
  • 3J.Yuan and C.Svensson.High speed CMOS circuit technique[J].IEEE J.Solid-state Circuits,1989,24:62-70.
  • 4H.Heinspan and M.Soyuer.A fully integrated 5GHz frequency synthesizer in SiGe BiCMOS[A].in Proc.Bipolar/BiCMOS Circuits and Technology Meeting,Minneapolis,MN.1999,165-168.
  • 5Stephen Machan.A Low Power Fully Differential 2.4GHz Prescaler in 0.18μm CMOS Technology[A].Proceedings of The 3rd IEEE International Work shop on System-on-Chip,2003.
  • 6Q.Huang and R.Rogenmoser.Speed optimization of edge-triggered CMOS circuits for gigahertz single-phase clocks[J].IEEE J.Solid-state Circuit,1996:31:456-465.
  • 7J.N.Soares and W.A.M.Van Noije.A 1.6GHz dual modulusprescaler using the extended truesingle-phase-clock CMOS circuit technique (ETSPC)[J].IEEE J.Solid-State Circuits,1999,34:97-102.
  • 8J.Craninckx and M.S.J.Steyaert.A 1.75GHz/3V dual-modulus divide-by-128/129 prescaler in 0.7μm CMOS[J].IEEE J.Solid-State Circuits,1996,31(7):890-897.
  • 9B.De Muer and M.Steyaert.A single ended 1.5GHz8/9 dual modulus prescaler in 0.7μm CMOS technology with low phase noise and high input sensitivity[A].in Proc.1998 Eur.Solid-state Circuits Conf.,1998,256-259.
  • 10Nagendra Krishnapura.A 5.3-GHz Programmable Divider for HiPerLAN in 0.25μm CMOS[J].IEEE Journal of Solid-state Circuits,2000,35(7):1019-1024.

共引文献8

同被引文献11

引证文献2

二级引证文献18

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部