期刊文献+

基于信号行为的二值组合电路冒险检测

Hazard detection for binary combinational circuits based on signal behavior
下载PDF
导出
摘要 数字电路中的冒险现象不仅会导致电路的误操作,而且消耗了能量、增加了操作时间,因此在电路设计中冒险的检测非常重要.文章介绍了信号行为四值模型的基本概念,并进一步提出了基于信号行为四值逻辑的二值组合电路冒险检测方法.此方法与传统的冒险检测方法相比更直接,而且可以同时检测出电路的静态冒险和动态冒险. Hazards pulses are undesirable short pulses in digital circuits, it is mainly caused by transmission delays of circuit elements. Such pulses may not only cause errors in the circuit operation, but also consume power and increase the computation time. It is. therefore, very important to detect hazards in circuit designs. By introducing the four-- valued mode of signal behavior, this paper analysed the propagation operations of signal's multiple-- valued behavior while passing through the basic gates, then the method of hazard detection for binary combinational circuits which is based on signal behavior was proposed. In comparison with the traditional method of hazard detection, this method has advantages of its directness and being capable of detecting both static hazards and dynamic hazards.
出处 《浙江大学学报(理学版)》 CAS CSCD 北大核心 2006年第4期420-423,428,共5页 Journal of Zhejiang University(Science Edition)
关键词 冒险检测 信号行为 多值逻辑 hazard detection signal behavior multiple-valued logic
  • 相关文献

参考文献5

  • 1BRZOZOWSKI J A,ESIK Z,ILAND Y.Algebras for hazard detection[C] // Proceedings of 31st IEEE International Symposium on Multiple-Valued Logic.Warsaw Poland:IEEE,2001:3-12.
  • 2刘国华,余潇洋,闵应骅,李晓维.集成电路中冒险的检测和消除[J].计算机工程与应用,2002,38(14):211-214. 被引量:3
  • 3KRAD H.Hardware verification:ternary algebra versus a hybrid method[C]//Proceedings of the 32nd Midwest Symposium on Circuits and Systems.Champaign,IL USA:IEEE,1989,1:303-306.
  • 4吴训威.VLSI功耗估计中的多值逻辑方法[C]//中国电子学会电路与系统学会第十四届年会论文集.厦门:1998:70-77.
  • 5WU Xun-wei,PEDRAM M.Propagation algorithm of behavior probability in power estimation based on multiple-valued logic[C]//Proceedings of 30th IEEE International Symposium on Multiple-Valued Logic.Portland,OR USA:IEEE,2000:453-459.

二级参考文献4

  • 1[1]Vishwani D Agrawal. Low-Power Design by Hazard Filte[ring[C].In:Proceedings of the Tenth International Conference on VLSI Design:VLSI in Multimedia Applications ,Hyderabad ,India, 1997-01:193~197
  • 2[2]S Manich,J Figueras. Maximizing the Weighted Switching Activity in Combinational CMOS Circuits under the Variable Delay Model[C].In:Proceedings of the 1997 European Design and Test Conference( ED&TC 97 ), Paris, France, 1997 -03: 597~602
  • 3[3]E B Eichelberger. Hazard detection in combinational and sequential switching circuits[J].IBM J, 1965 ;9(2) :90~99
  • 4[4]D A Huffman.Design of hazar-free switching circuits[J].J ACM,1957-01 ;4:47~62

共引文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部