期刊文献+

锁相环中低电流失配电荷泵的设计 被引量:1

A Charge Pump with Low Current Mismatching Character in PLL
下载PDF
导出
摘要 提出了一种应用于低供电电压低相位噪声锁相环系统的低电流失配的电荷泵电路。仿真结果表明,输出电压0.4V~1.3V范围内,电荷泵上下电流失配小于1%,满足低供电电压锁相环系统对电荷泵的要求。电路采用中芯国际0.18μm标准数字工艺参数仿真。 A low power supply charge pump in phase-locked loop (PLL) with low phase noise is proposed.The current mismatch is less than 1% when output voltage varies from 0.4 V to 1.3 V. This good performance can fulfill the requirement about charge pump in low powei supply and low phase noise PLL. The charge pump circuit is simulated in SMIC 0.18 μm standard digital CMOS process.
作者 刘威 陈杰
出处 《科学技术与工程》 2006年第14期2127-2128,2154,共3页 Science Technology and Engineering
关键词 电荷泵 电流失配 锁相环 相位噪声 charge pump current mismatch PLL phase noise
  • 相关文献

参考文献4

  • 1[1]Razavi B.Design of analog CMOS integrated circuits,Boston,MA,USA McGraw-Hill,2001; 549-561
  • 2[2]Rhee W.Design of high-performance CMOS charge pumps in phase-lock loops.IEEE Int Symp Circuits and Systems,1999; 1:545-548
  • 3[3]Ahn H J.A frequency synthesizer for multi-standard wireless applications.PhD dissertation,The Ohio State University,2003:35-50
  • 4[4]Johns D A,Martin K.Analog integrated circuit design,New York,USA,John Wiley & Sons,1997:256-260

同被引文献4

  • 1李肃刚,杨志家.一种改进的全数字锁相环设计[J].微计算机信息,2005,21(09S):42-43. 被引量:20
  • 2毕查德·拉扎维.模拟CMOS集成电路设计[M].西安:西安交通大学出版社,2003:337-338.
  • 3Von Kaenel V R. A High - Speed,Low - Power Clock Generator for a Microprocessor Application[J]. IEEE Journal of Solid - State Circuits, 1998,33(11) : 1 634 - 1 639.
  • 4Young - Shig Choi, Dae - Hyun Han. Gain - Boosting Charge Pump for Current Matching in Phase - Locked Loop[J]. IEEE Transactions on Circuits and Systems, 2006,53 ( 10):1 022-1 025.

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部