期刊文献+

RISC/DSP处理器数据转发机制设计 被引量:2

Design of Bypassing Mechanism of RISC?DSP Processor
下载PDF
导出
摘要 针对一种RISC/DSP结构处理器MediaDSP3201(MD32),给出了一种分布式数据转发机制设计策略,有效地避免了MD32在执行过程中不必要的流水线停顿,并通过“数据转发链模型”实现.此策略在考虑转发效率的同时,通过电路优化避免转发电路对流水级时延的影响,以提高处理器整体性能.最后以MPEG解码程序为例,说明该策略以较小的硬件成本(占MD32资源的3.7%)有效地降低了CPI值,比集中式数据转发机制的处理性能提高了36%. For a kind of RISC/DSP architecture processor: MediaDSP3201(MD32, for snort ), a distributed bypassing unit strategy is proposed. The strategy adopts an effective mechanism to avoid unnecessary pipeline stall. A bypassing circuit chain model is used to realize the proposed strategy in MD32. A circuit optimization method for DBPU is used to avoid pipeline stage delay, so as to improve the overall performance for the processor. Finally, MPEG decoding program is taken as an example to show the improvement of the processor performance by reducing the CPI value: 36% compared to centralized method, and the hardware cost (accounting for 3.7 % of the processor resources) is small.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2006年第7期999-1004,共6页 Journal of Computer-Aided Design & Computer Graphics
基金 国家"八六三"高技术研究发展计划基金(2002AA1Z1140 863-SOC-Y-3-2) 霍英东教育基金(94031)
关键词 RISC/DSP处理器 流水线 数据转发 电路时延 RISC/DSP processor pipeline bypassing circuit delay
  • 相关文献

参考文献12

  • 1Hennessy J L,Patterson D A.计算机体系结构量化研究方法[M].北京:机械工业出版社,2002.
  • 2Abnous A,Bagherzadeh N.Pipelining and bypassing in a VLIW processor[J].IEEE Transactions on Parallel and Distributed Systems,1994,5(6):658-663
  • 3Sami M,Sciuto D,Silvano C,et al.Exploiting data forwarding to reduce the power budget of VLIW embedded processors[C]//Proceedings of Design,Automation and Test in Europe,Munich,2001:252-257
  • 4Sami M,Sciuto D,Zaccaria V,et al.Low-power data forwarding for VLIW embedded architectures[J].IEEE Transactions on Very Large Scale Integration Systems,2002,10(5):614-663
  • 5Fan K,Clark N,Chu M,et al.Systematic register bypass customization for application specific processors[C] //IEEE International Conference on Application-Specific Systems,Architectures,and Processors,Hague,2003:64-74
  • 6Palacharla S.Complexity-effective superscalar processors[D].Madison:University of Wisconsin-Madison,1998
  • 7Aggarwal Aneesh.Single FU bypass networks for high clock rate superscalar processors[C] //Proceedings of the 11th International Conference on High Performance Computing,Bangalore,India,2004:319-332
  • 8Chaoui J,Cyr K,Gregorio S,et al.Open multimedia application platform:enabling multimedia applications in third generation wireless terminals through a combined RISC/DSP architecture[C] //IEEE International Conference on Acoustics,Speech,and Signal Processing,Salt Lake City,2001,2:1009-1012
  • 9Jeong W,An S,Kim M,et al.Design of a combined processor containing a 32-bit RISC microprocessor and a 16-bit fixed-point DSP on a chip[C] //Proceedings of the 6th International Conference on VLSI and CAD,Cyprus,1999:305-308
  • 10Shi Ce,Wang Weidong,Zhou Li,et al.32b RISC/DSP media processor:MediaDSP32-01[C] //Proceedings of SPIE-IS & T Electronic Imaging,San Jose,2005,5685:43-52

共引文献1

同被引文献16

  • 1Chen Xiaoyi Yao Qingdong Liu Peng.DATA BYPASSING ARCHITECTURE AND CIRCUIT DESIGN FOR 32-BIT DIGITAL SIGNAL PROCESSOR[J].Journal of Electronics(China),2005,22(6):640-649. 被引量:2
  • 2周敏,付慧生,李雪峰.基于流水线的RISC微处理器设计[J].大众科技,2006,8(5):55-57. 被引量:4
  • 3HENNESSY J L, PATTERSON D A. Computer architecture: a quantitative approach [ M]. 3rd ecl. New York: Morgan Kaufmann Publishers, 2003: 172- 189.
  • 4ERICH B. The engineering design of the stretch computer [C]// Proceedings of the Eastern Joint Computer Conference. Boston: National Joint Computer Committee, 1959: 48-58.
  • 5ABNOUS A, BAGHERZADEH N. Pipelining and bypassing in a VI.IW processor[J].IEEE Transactions on Parallel and Distributed Systems, 1994, 5(6): 658-663.
  • 6AHUJA P, CLARK D W, ROGERS A. The performance impact of incomplete bypassing in processor pipelines [C] // Proceedings of the 28th Annual International Symposium on Mieroarehitecture. Michigan:IEEE, 1995:36- 45.
  • 7SAMI M, SCIUTO D, SILVANO C, et al. Exploiting data forwarding to reduce the power budget of VLIW embedded processors [C]// Proceedings of Design, Automation and Test in Europe. Munich: IEEE, 2001: 252- 257.
  • 8DOLLE M, JHAND S, LEHNER W, et al. A 32-b RISC/DSP microprocessor with reduced complexity [J].IEEE Journal of Solid-State Circuits, 1997, 32(7) :1056 - 1066.
  • 9CHAVES R, SOUSA L. RDSP: a RISC DSP based on residue number system [C]//Proceedings of the Euromiero Symposium on Digital Systems Design. Antalya: IEEE, 2003: 128- 135.
  • 10SHI Ce, WANG Wei-dong, ZHOU Li, et al. 32b RISC/DSP media processor: MediaDSP3201 [C]//Proceedings of SPIE-IS & T Electronic Imaging. San Jose: SPIE, 2005: 43-52.

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部