期刊文献+

一种新的蔡氏电路设计方法与硬件实现 被引量:32

A novel approach for Chua's circuit design and its hardware implementation
原文传递
导出
摘要 提出了一种基于蔡氏无量纲状态方程新的电路设计方法.首先对蔡氏无量纲状态方程各变量进行比例压缩变换、微分积分转换和时间尺度变换.其次根据变换后的方程设计出各模块电路,再将各模块按方程中各状态变量的对应关系联结起来.整个电路只由反相加法器、积分器和反相器三大模块构成,电路结构对称.与现有其他的混沌电路设计相比,该方法具有三个主要特点:(1)直观性强,实现了电路的模块化设计,并总结出了这类混沌电路更一般的设计原理,具有普适性,可用于其他无量纲连续状态方程的电路设计;(2)由于采用了反相加法器,各个电路参数独立可调,互不影响,便于电路实现;(3)可根据需要,通过调节积分电阻或积分电容的大小来改变混沌信号的频谱分布范围,便于实际应用.根据这一方法,设计了一种用多项式产生三涡卷混沌吸引子的新型蔡氏电路,并进行了相应的硬件实验研究.电路实验结果与计算机模拟结果完全符合,由此证实了该方法的可行性. A novel circuit design approach for Chua's non-dimension state equation is proposed in this paper. First, variable-scale reduction, differential to integral conversion and time yardstick transformation are made on the Chua's non-dimension state equation. Then each module circuit based on the state equation is designed and linked with the other circuits by corresponding relationships between state variables. The circuit consists of inverted adder, integrator and inverter, and has symmetric structure. Compared with the other existing chaotic circuits, the circuit has three main characters: (1) It proposes a circuit modularization design, giving a more general design principle for a family of chaos circuits which and can be applied to circuit design of other non-dimensional state equations. (2) The circuit parameters are independent and adjustable by using inverted adder, and convenient for circuit implementation. (3) The chaotic signal spectrum can be regulated by adjusting integral resistors or capacitances, convenient for practical applications. According to this method, a novel Chua's circuit which can generate three scrolls using polynomial is designed, and corresponding hardware experiments are performed. The computer simulations are in good agreement with hardware experiment results. This confirms the feasibility of our method.
出处 《物理学报》 SCIE EI CAS CSCD 北大核心 2006年第8期3938-3944,共7页 Acta Physica Sinica
基金 国家自然科学基金(批准号:60572073) 广东省自然科学基金(批准号:32469 5001818) 广州市科技计划(批准号:2004J1C0291)资助的课题.~~
关键词 蔡氏电路 多项式 模块化设计 硬件实验 Chua's circuit, polynomial, module design, hardware experiment
  • 相关文献

参考文献20

  • 1Lu J H, Chen G R 2002 Int. J. Bifurc. Chaos 12 659
  • 2Yalcin M E, Suykens J A K, Vandewalle J 2000 IEEE Trans.CAS- Ⅰ 47 425
  • 3Yalcin M E, Suykens J A K, Vandewalle J 2002 Int. J. Bifurc.Chaos 12, 23
  • 4Tang W K S, Zhong G Q, Chen G R et al 2001 IEEE Trans. CAS-Ⅰ 48 1369
  • 5Zhong G Q, Man K F, Chen G R 2002 Int. J. Bifurc. Chaos 122907
  • 6Lu JH, Chen G R, Yu X et al 2004 IEEE Trans. CAS-Ⅰ 51 2476
  • 7Lu J H, Yu S M, Leung H et al 2006 IEEE Trans. CAS- Ⅰ 53 149
  • 8Lu J H, Yu X, Chen G R 2003 IEEE Trans. CAS-Ⅰ 50 198
  • 9Yu S M, Lu J H, Leung H et al 2005 IEEE Trans. CAS-Ⅰ 52 1459
  • 10刘崇新.蔡氏对偶混沌电路分析[J].物理学报,2002,51(6):1198-1202. 被引量:36

二级参考文献30

  • 1[1]Kennedy M P 1993 IEEE.Trans.Circ Syst.40 657
  • 2[2]Cruz J M and Chua L O 1993 IEEE.Trans.Circ Syst.40 614
  • 3[3]Corron N J and Hahs D W 1997 IEEE. Trans.Circ Syst.44 373
  • 4[4]Chua L O et al 1986 IEEE.Trans.Circ Syst.38 10 73
  • 5[5]Morgul O 2000 IEEE.Trans.Circ Syst.47 1424
  • 6[6]Elwakil A S and Kennedy M P 2000 IEEE.Trans.Circ Syst.47 76
  • 7[9]Yang S P 2001 Acta Phys.Sin.50 619(in Chinese)[杨世平 2001 物理学报50 619]
  • 8[1]Matsumoto T, Chua L O, Komuro M 1985 IEEE Trans. CAS- Ⅰ 32 798
  • 9[2]Yin Y Z 1997 Int. J. Bifurc. Chaos 7 1401
  • 10[3]Matsumoto T, Chua L O, Kobayashi K 1986 IEEE Trans. CAS- Ⅰ 33 1143

共引文献103

同被引文献295

引证文献32

二级引证文献207

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部