期刊文献+

电荷再分配DAC级间耦合电容值的优化设计 被引量:4

Optimal Design of Coupling Capacitors in Charge Scaling D/A Converter
下载PDF
导出
摘要 介绍了多级耦合结构高分辨率电荷再分配DAC级间耦合电容值的设计方法。重点讨论了如何根据寄生电容值,对耦合电容值进行优化。将该方法应用到一个16位电荷再分配逐次逼近A/D转换器的设计中。通过Cadence环境下的Spectre仿真工具进行仿真,验证了该方法的正确性。 A method to design the value of coupling capacitors in a multistage coupled high-resolution chargescaling D/A converter is presented. Optimization of values of the coupling capacitors is discussed based on values of the parasitic capacitors. Using this method, a 16-bit charge-redistribution successive approximation A/D converter was designed. Simulation with Spectre in Cadence environment validates the effectiveness of the method.
出处 《微电子学》 CAS CSCD 北大核心 2006年第4期437-440,445,共5页 Microelectronics
关键词 电荷再分配 D/A转换器 耦合电容 寄生电容 逐次逼近A/D转换器 Charge scaling D/A converter Coupling capacitor Parasitic capacitor Successive approximation ADC
  • 相关文献

参考文献12

  • 1Gustavsson M,Wikner J J,Tan N (N-X).CMOS data converters for communications[M].New York:Kluwer Academic Publishers,2000:61-81.
  • 2模拟数字转换器的基本原理[J].世界电子元器件,2005(5):95-96. 被引量:2
  • 3Yoshida T,Akagi M,Sasaki M,et al.A 1V supply successive approximation ADC with rail-to-rail input voltage range[A].Int Symp Circ and Syst[C].Kobe,Japan.2005.192-195.
  • 4Promitzer G.12-bit low-power fully differential swit-ched capacitor noncalibrating successive approximation ADC with 1 MS/s[J].IEEE J Sol Sta Circ,2001,36(7):1138-1143.
  • 5Le H P,Singh J,Hiremath L,et al.Ultra-low-power variable-resolution successive approximation ADC for biomedical application[J].Elec Lett,2005,41(11):634-635.
  • 6Wong L S Y,Hossain S,Ta A,et al.A very low power CMOS mixed-signal IC for implantable pacemaker applications[J].IEEE J Sol Sta Circ,2004,39(12):2446-2456.
  • 7Allen P E,Holberg D R.CMOS analog circuit design[M].2nd Ed.Oxford University Press,2002.639-641.
  • 8de Wit M,Tan K-S,Hester R K.A low-power 12-b analog-to-digital converter with on-chip precision trimming[J].IEEE J Sol Sta Circ,1993,28 (4):455-461.
  • 9Hurrell C P.Analog-to-digital converter with a calibration circuit for compensating for coupling capacitor errors,and a method for calibrating the analog to digital converter[P].United States Patent.US 6707403B1,Mar.16,2004.
  • 10Zanchi A,Tsay F(C-Y),Papantonopoulos I.Impact of capacitor dielectric relaxation on a 14-bit 70-MS/s pipeline ADC in 3-V BiCMOS[J].IEEE J Sol Sta Circ,2003,38(12):2077-2086.

共引文献1

同被引文献22

  • 1杨淑连,申晋.光学烟雾探测器灵敏度研究[J].传感技术学报,2006,19(2):425-428. 被引量:5
  • 2朱文彬,彭云峰,严伟,周锋,陈华.一种10位50MHz电阻分压型D/A转换器[J].微电子学,2007,37(2):221-225. 被引量:4
  • 3James L Mccreary, Paul R Gray. AII-MOS charge redistribution analog-to-digital conversion techniques-part [J]. IEEE Journal of Solid-state Circuits, 1975, SC-10(6) : 371- 379.
  • 4Lin Cong, William C Black. A new charge redistribution D/A and A/D converter technique-pseudo C-2C ladder [C]//Proc, 43rd IEEE Midwest Symp on Circuit and Systems. Lansing MI. New York: IEEE Press, 2000: 498-- 499.
  • 5Yee Y S, Terman L M, Heller L G. A two-stage weighted capacitor network for D/A-A/D conversion[J]. IEEE Journal of Solid-state Circuits, 1979, SC-14(4) : 778-- 781.
  • 6Singh S P, Prabhakar A, Bhattacharyya A B. C-2C ladder voltage dividers for application in all MOS A/D converters[J]. Electron Lett, 1982, 18(12): 537--538.
  • 7Singh S P, Hanson J V, Vlach J. C-2C ladder based D/A converters for two metal CMOS process[C]//IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, 1989. Victoria, BC, Canada. New York: IEEE Press, 1989: 80--81.
  • 8Lee S W, Chung H J, Han C H. C-2C digital-to-analogue converter on insulator[J]. Electronics Letters, 1999, 35 (15): 1 242--1 243.
  • 9Marcel J M Pelgrom.A10bit50MHz CMOS D/A converter with75Ωbuffer[J].IEEE Journal of Solid-state Circuits,1990,25(6):1347-1352.
  • 10Srinivas Rao Aluri.IDDQtesting of a CMOS10bit charge scaling digital-to-analog converter[D].Osmania University,2003.

引证文献4

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部