期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

一个用于14位采样保持电路的全差分增益增强放大器的分析和设计 被引量：1

Analysis and Design of Fully Differential Gain-boosted OPAMP Dedicated to 14 bit Sample-and-Hold Circuit
下载PDF
导出
摘要 介绍了一种全差分增益增强CMOS运算放大器的设计和实现。该放大器用于14位20 MHz采样频率的流水线模/数转换器(A/D)的采样保持电路。为了实现大的输入共模范围,采用折叠式共源共栅放大器。主放大器采用开关电容共模反馈电路在获得大输出摆幅的同时降低了功耗。辅助放大器则采用简单的连续时间共模反馈电路。该放大器采用UMC Logic 0.25μm工艺,电源电压为2.5 V。Hspice仿真结果显示,在负载为15 pF的情况下,其增益为104 dB,单位增益带宽为166 MHz。 In this paper,a high DC gain,gain- boosted fully differential CMOS operational amplifier is designed. It is used for the Sample and Hold （S ＆ H） circuits of a 14 b 20 MHz pipeline A/D convertor. The main amplifier is folded-cascode to obtain a large range of input common mode voltage. Used the switched capacitor Common Mode Feedback circuit （CMFB） in main amplifier to achieve a large output voltage swing and decrease the static power consumption at the same time. A simple continuous time CMFB is implemented in the auxiliary amplifier to reduce power consumption and simplify the circuit. The amplifier is designed in UMC 0.25 μm logic CMOS process with 2.5V power supply. Hspice simulation shows that the amplifier has the DC gain of 104dB and the unity gain bandwidth of 166 MHz under 15 pF load.
作者 杨鑫 李挥
机构地区 北京大深圳研究生院信息学院
出处 《现代电子技术》 2006年第16期1-3,6,共4页 Modern Electronics Technique
基金 2005年粤港关键领域重点突破项目资助(2005A10208004)
关键词 CMOS 增益增强 开关电容共模反馈 模/数转换电路 CMOS gain - boosted switched - capacitor CMFB A/D convertor
分类号 TN721.1 [电子电信—电路与系统]
  • 相关文献

参考文献6

  • 1Bult K, Geelen G J G M. A Fast - settling CMOS Op Amp for SC Circuits with 90 - dB DC Gain[J]. IEEE Journal Solid- State Circuits,1990,25(6) :1 379 - 1 384.
  • 2Yang W,Kelly D, Mehr I,et al. A 3 - V 340 - mW 14 - b 75 - Msample/s CMOS ADC with 85 - dB SFDR at Nyquist Input[J]. IEEE Journal Solid - State Circuits, 2001,36 (12):1 931-1 936.
  • 3Johns D, Martin K. Design of Analog Integrated Circuits [M]. John Wiley and Sons, 1997.
  • 4Ojas Choksi, Carley L R. Analysis of Switched - Capacitor Common- Mode Feedback Circuit[J]. IEEE Trans. Circuits Syst. ,2003,50(12).
  • 5Behzad Razavi. Design of Analog CMOS Integrated Circuits[M]. New York: McGraw - Hill Companies, 2001.
  • 6吴宁,吴建辉,张萌,戴忱.用于高速高分辨率ADC的CMOS全差分运算放大器的设计[J].电子器件,2005,28(1):150-153. 被引量：4

二级参考文献9

  • 1Min Byung-Moo, Kim Pete, Bowman Frederick W, Boisvert David M and J Aude Arlo.A 69-mW 10-bit 80-MSample/s Pipelined CMOS ADC[J].IEEE J Solid-State Circuits, Dec 2003,38:2031-2039.
  • 2Ohara H. et al.A CMOS programmable self-calibrating 13-bit eight-channel data acquisition peripheral[J].IEEE J Solid-State Circuits, Dec.1987,SC-22:930-938.
  • 3Bult K and Geelen G.A Fast-Settling CMOS Op Amp for SC Circuits with 90-dB DC Gain[J].IEEE Journal of Solid-State Circuits, December 1990,25(6):1379-1384.
  • 4Chuang C T.Analysis of the settling behavior of an operational amplifier[J].IEEE Journal of Solid-State Circuits, Feb.1982,17.
  • 5Boser B E, EECS 240 Lecture[R], University of California at Berkeley, 1999.
  • 6Razavi B. Design of Analog CMOS Integrated Circuits[M]. McGraw-Hill, Boston, 2000.
  • 7Gulati K and Lee H S.A ±2.45 V-swing CMOS telescopic operational amplifier[C].In: Solid-State Circuits Conference, 1998, Digest of Technical Papers. 45th ISSCC 1998 IEEE International, p. 324-325.
  • 8Burger T and Huang Q.A 100 dB, 480 MHz OTA in 0.7 μm CMOS for sampled-data applications[C],In: Custom Integrated Circuits Conference, Proceedings of the IEEE 1996, pp.101-104, 1996.
  • 9Hui Liu.Components of a 12-bit 50 Ms/s Non-radix 2 Pipeline Analog-to-Digital Converter[C].In: Proc. 43rd IEEE Midwest Symp. On Circuits and Systems, Lansing MI, Aug 8-11, 2000.

共引文献3

同被引文献2

引证文献1

现代电子技术
2006年 第16期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部