IEEE802.16接收机的MIMO检测模块的FPGA设计与实现

Design and Implementation of IEEE 802.16 MIMO Detection on FPGA

提出了一种采用现场可编程门阵列器件FPGA实现802.16接收端MIMO(多输入多输出)2×2检测的方案。在C语言平台对基于并行干扰消除的最小均方误差的算法进行研究和仿真后,使用Verilog硬件描述语言对MIMO检测各模块分别设计;均通过了综合和验证;这样本文提出了对系统起重要作用的接收端的MIMO检测芯片的实现方法。

An MIMO（Multiple Input Multiple Output） detection chip is designed by using FPGA based on the IEEE 802.16 standard. The PIC-MMSE algorithm is developed and simulated on C language platform. Each module of MIMO detection chip is designed by Verilog HDL and the function of the whole system is verified by simulation and synthesis. Thus a concise method is discussed for implementation of MIMO detection, which is of vital importance to the broadband wireless access system.