期刊文献+

组件化可重构半导体生产线调度体系结构 被引量:2

Modular and Reconfigurable Framework for Semiconductor Wafer Fabrication Lines
下载PDF
导出
摘要 在分析半导体生产线调度分类的基础上,提出了组件化可重构半导体生产线调度体系结构.根据该体系结构,不同类型的企业可以按照自己的生产特点动态选择适合自己的调度结构,以获得最佳的生产性能. Based on the classification on the scheduling for semiconductor wafer lines, the modular and reconfigurable framework is proposed. According to the proposed framework, different types of semiconductor manufacturing enterprises are able to select the appropriate scheduling structures in term of their production characteristics to achieve the optimal production pedormances.
出处 《江南大学学报(自然科学版)》 CAS 2006年第4期383-386,共4页 Joural of Jiangnan University (Natural Science Edition) 
基金 国家自然科学基金项目(70531020 60374005) 国家"973"计划资助项目(2002CB312202)
关键词 半导体生产线 组件化 可重构 调度体系结构 semiconductor wafer fabrication lines, modular, reconfigurable, scheduling framework
  • 相关文献

参考文献5

  • 1Kumar P R.Scheduling semiconductor manufacturing plants[J].IEEE Control Systems,1994,1(1):33-40.
  • 2李莉,乔非,姜桦,吴启迪.半导体生产线动态调度方法研究[J].计算机集成制造系统,2004,10(8):949-954. 被引量:14
  • 3Spearman M L,Woodruff D L,Hopp W J.Conwip:a pull alternative to kanban[J].International Journal of Production Research,1990,28(8):879-894.
  • 4Dabbas R M,Chen H N,John W F,et al.A combined dispatching criteria approach to scheduling semiconductor manufacturing systems[J].Computers & Industrial Engineering,2001,39(3):307-324.
  • 5Scott J M,Kasin O.Scheduling complex job shops using disjunctive graphs:a cycle elimination procedure[J].International Journal of Production Research,2003,41(5):981-994.

二级参考文献15

  • 1SUBHASH C S, SAMEER T S. Reduction of average cycle time at a wafer fabrication facility[R]. Blacksburg VA: Virginia Tech, 2001.
  • 2BERTSIMAS D,PASCHALIDIS I C,TSITSIKLIS J N. Scheduiing of multi-class networks: bounds on achievable performance[A]. LINCOLN. Workshop on Hierarchical Control for Real-Time Scheduling of Manufacturing Systems[C]. New Hampshire,Kluwer, Holland, 1992.16- 18.
  • 3KUMAR P R. Re-entrant lines[J]. Special Issue on Queueing Networks,1993, 13(1): 87-110.
  • 4KUMAR P R. Scheduling semiconductor manufacturing plants [J]. IEEE Control Systems, 1994, 1 (1): 33- 40.
  • 5OHRI P K. Practical issues in scheduling and dispatching in semiconductor wafer fabrication[J]. Journal of Manufacturing Systems, 1994, 12(6):474-485.
  • 6YOUNG H L, JONGKWAN P, SOOYOUNG K. Experimental study on input and bottleneck scheduling for a semiconductor fabrication line[J]. ⅡE Transactions, 2002,34 (2) : 179 -190.
  • 7SOOYOUNG K, SEUNGHEE Y, BOKANG K. Shift scheduling for steppers in the semiconductor wafer fabrication process [J]. ⅡE Transactions, 2002, 34(3):167-177.
  • 8SCOTT J M, JOHN W F, CARLYLE W M. A modified shifting bottleneck heuristic for minimizing total weighted tardiness in complex job shops[J]. Journal of Scheduling, 2002,5(5):247-262.
  • 9LI S, TANG T, COLLINS D W. Minimum inventory schedule with application in semiconductor fabrication [J]. IEEE Transactions on Semiconductor Manufacturing, 1996,9(1) :145-149.
  • 10LU S C H, RAMASWAMY D, KUMAR P R. Efficient scheduling policies to reduce mean and variance of cycletime in semiconductor manufacturing plants[J]. IEEE Transactions on Semiconductor Manufacturing, 1994,7 (3): 374 -388.

共引文献13

同被引文献17

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部