期刊文献+

Effects of Linear Falling Ramp Reset Pulse on Addressing Operation in AC PDP

Effects of Linear Falling Ramp Reset Pulse on Addressing Operation in AC PDP
下载PDF
导出
摘要 The effects of linear falling ramp reset pulse related to addressing operation in an alternating current plasma display panel (AC PDP) were studied. The wall charge waveforms were measured by the electrode balance method in a 12-inch coplanar AC PDP. The wall charge waveforms show the relationship between the slope ratio of the falling ramp reset pulse and the wall charges at the end of the falling ramp reset pulse which influences the addressing stability. Then the effects of the slope ratio of the linear falling ramp reset pulse on the addressing voltage and addressing time were investigated. The experimental results show that the minimum addressing voltage increases with the increase of the slope ratio of the falling ramp reset pulse, and so does the minimum addressing time. Based on the experimental results, the optimization of the addressing time and the slope ratio of the falling ramp pulse is discussed. The effects of linear falling ramp reset pulse related to addressing operation in an alternating current plasma display panel (AC PDP) were studied. The wall charge waveforms were measured by the electrode balance method in a 12-inch coplanar AC PDP. The wall charge waveforms show the relationship between the slope ratio of the falling ramp reset pulse and the wall charges at the end of the falling ramp reset pulse which influences the addressing stability. Then the effects of the slope ratio of the linear falling ramp reset pulse on the addressing voltage and addressing time were investigated. The experimental results show that the minimum addressing voltage increases with the increase of the slope ratio of the falling ramp reset pulse, and so does the minimum addressing time. Based on the experimental results, the optimization of the addressing time and the slope ratio of the falling ramp pulse is discussed.
出处 《Plasma Science and Technology》 SCIE EI CAS CSCD 2006年第4期464-467,共4页 等离子体科学和技术(英文版)
基金 supported by the 2002 Ministry of Education Project for Science and Technology (2002,No.77)
关键词 alternating current plasma display panel(AC PDP) ramp reset waveform addressing voltage addressing time alternating current plasma display panel(AC PDP), ramp reset waveform,addressing voltage, addressing time
  • 相关文献

参考文献10

  • 1Uchiike H, Hirakawa T. Proceedings of the IEEE,2002, 90(40): 533 - 539
  • 2Shinoda T, Wakitani M, Yoshikawa K. IEICE Trans.Electron, 1998, J81-C-Ⅱ(3): 349 - 355
  • 3Weber L F. Plasma panel exhibiting enhanced contrast, U.S. Patent 5,745,086, 1998
  • 4Park C H, Lee S H, Kim D H, et al. IEEE Trans.Electron Devices, 2002, 49( 11): 1143 - 1150
  • 5Yang J H, Chung W J, King J S, et al. IEEE Trans.Plasma Science, 2004, 32(1): 288 - 295
  • 6Kim G S, Choi H Y, Kim J H, et al. IEEE Trans.Electron Devices, 2002, 50(11): 1705- 1708
  • 7Shin B J, Choi K C, Seo J H. IEEE Trans. Electron Devices, 2005, 52(1): 17 -22
  • 8Kim J K, Yang J H, Chung W J, et al. IEEE Trans.Electron Devices, 2001, 48(10): 1556 - 1563
  • 9Sakita K, Takayama K, Awamoto K, et al. Analysis of a weak discharge of ramp-wave driving to control wall voltage and luminance in AC-PDPs, Proceedings of SID, Long Beach, California USA, 2000:110- 113
  • 10Liang Zhihu, Liu Zujun, Liu Chunliang. Plasma Science & Technology, 2004, 6(6): 2567 - 2570

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部