期刊文献+

一种适用于低电压模数转换器的新型采样开关(英文)

A Novel Sampling Switch Suitable for Low-Voltage Analog-to-Digital Converters
下载PDF
导出
摘要 提出了一种适用于低电源电压的新型高线性度采样开关.与传统低电压采样开关相比,这种新型采样开关不仅消除了MOS开关由于栅源电压随输入信号变化所引入的非线性,而且进一步消除了MOS开关由于阈值电压随输入信号变化引入的非线性.这是通过采用一个与采样MOS开关具有相同阈值电压的“复制”开关得以实现的.基于Chartered 0·35μm标准CMOS工艺,文中设计了一个此类新型MOS采样开关,在输入信号为0·2MHz正弦波,峰峰值为1·2V,采样时钟频率为2MHz时,无杂散动态范围达到111dB,比栅压自举开关提高了18dB;同时导通电阻的变化减小了90%.这种新型采样开关特别适用于低电压,高精度模数转换器. A novel, highly linear sampling switch suitable for low-voltage operation is proposed. This switch not only eliminates the nonlinearity introduced by gate-source voltage variation, but also reduces the nonlinearity resuiting from threshold voltage variation, which has not been accomplished in earlier low-voltage sampling switches. This is achieved by adopting a replica transistor with the same threshold voltage as the sampling transistor. The effectiveness of this technique is demonstrated by a prototype design of a sampling switch in 0. 35μm. The proposed sampling switch achieves a spurious free dynamic range of 111dB for a 0. 2MHz, 1.2Vp-p input signal, sampled at a rate of 2MS/s,about 18dB over the Bootstrapped switch. Also, the on-resistance variation is reduced by 90%. This method is especially useful for low-voltage, high resolution ADCs, which is a hot topic today.
作者 彭云峰 周锋
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2006年第8期1367-1372,共6页 半导体学报(英文版)
关键词 采样开关 非线性 低电压 模数转换器 开关电容电路 sampling switch nonlinearity low-voltage analog-to-digitalconverter switched-capacitor circuits
  • 相关文献

参考文献14

  • 1Mastuzawa A.Low-voltage and low-power circuit design for mixed signal/digital systems in portable equipment.IEEE J Solid-State Circuits,1994,29(4):470
  • 2Crols J,Steyaert M.Switched-op-amp:an approach to realize full CMOS switched-capacitor circuits at very low supply voltages.IEEE J Solid-State Circuits,1994,29(8):936
  • 3Grilo J,Mac Robbie E,Halim R,et al.1.8V,94dB dynamic range Delta-Sigma modulator for voice applications.Proc Int Solid-State Circuits Conf,1996:232
  • 4Brooks T L,Robertson D H,Kelly D F,et al.A cascaded sigma-delta pipeline A/D converter with 1.25MHz signal bandwidth and 89dB SNR.IEEE J Solid-State Circuits,1997,32(12):1896
  • 5Abo A M,Gray P R.A 1.5-V 10-bit 14.3-MS/s CMOS pipeline analog-to-digital converter.IEEE J Solid-State Circuits,1999,34(5):599
  • 6Dessouky M,Kaiser A.Input switch configuration suitable for rail-to-rail operation of switched-capacitor circuits.Electron Lett,1999,35(1):8
  • 7Steensgaard J.Bootstrapped low-voltage analog switches.Proc IEEE Int Symp Circuits Systems,1999,2:29
  • 8Wambaq P,Sansen W.Distortion analysis of analog integrated circuits.Boston,MA,USA:Kluwer Academic Publishers,1998
  • 9Sze S M.Physics of semiconductor devices.Wiley,1981
  • 10Troutman R R.VLSI limitations from drain-induced barrier lowering.IEEE Trans Electron Devices,1979,26:461

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部