期刊文献+

新型的视频自适应均衡芯片设计 被引量:1

Design of a Novel Video-Rate Adaptive Equalizer IC
下载PDF
导出
摘要 设计了一款新型的视频自适应均衡芯片.采用自适应算法与内置576抽头数字滤波器完成重影消除的所有功能.芯片高度集成,内嵌DSP控制器、存储器、同步检测器、D/A、A/D及用户编程.该芯片采用3·3V电源电压、0·35μmCMOS工艺生产制造;在典型工作频率下最大功耗为1·3W,80-pin的QFP封装,封装前裸芯片(包括PAD在内)的尺寸为14mm×20mm. A novel video-rate adaptive equalizer IC that reduces the effect of multi-path signal echoes (ghosts) ,is described. An adaptive algorithm is used to dramatically improve the quality of the received image. The device,whose internal 576-tap digital filter eliminates artifacts that result from multi-path echoes, performs all the functions required for ghost cancellation and comprises DSP controllers, memory, syn detection,D/A converters, A/D converters, and user programming. The device is encapsulated in an 80-pin QFP,and the active area (PADs including) is 14mm × 20mm in a 0. 35μm CMOS process. It operates with a 3.3V power supply and dissipates 1.3W at the rate of 14. 318MHz.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2006年第8期1503-1507,共5页 半导体学报(英文版)
基金 国家自然科学基金(批准号:50277010) 高校博士点基金(批准号:20020532016) 湖南省科技计划(批准号:03JJY1010 03GKY3115 04FJ2003 05GK2005) 教育部新世纪优秀人才支持计划(批准号:NCET-04-0767) 湖南大学撷英计划资助项目~~
关键词 自适应均衡 数字滤波器 CMOS 多径干扰 DAC adaptive equalizer digital filter CMOS multi-path echo DAC
  • 相关文献

参考文献15

  • 1Peloso R A.Adaptive equalization for advanced television.IEEE Trans Consumer Electronics,1992,38(3):119
  • 2高辉华,杨莲兴.一种适用于以太网接收器的均衡器结构及其实现[J].半导体技术,2003,28(7):35-37. 被引量:1
  • 3Eswards B,Corry A.A single-chip video ghost canceller.IEEE J Solid-State Circuits,1993,28(3):379
  • 4Tsutomu K,Kobayashi S.A digital-processing IC for ghost canceller.IEEE Trans Consumer Electronics,1992,38(3):127
  • 5Gracias S,Reddy U V.An equalization algorithm for wavelet packet based modulation schemes.IEEE Trans Signal Processing,1998,46(11):3082
  • 6Wu Bingyang,Chen Qifan,Cheng Shixin.Performance of wavelet-transform-domain adaptive equalizers.Journal of Southeast University(English Edition),2002,18(1):13
  • 7董斌,王匡,仇佩亮,归琳.预滤波式均衡器的原理和实现[J].通信学报,2003,24(11):133-140. 被引量:2
  • 8宋杭宾,孟利民.HDTV中分层结构的均衡器的设计[J].浙江工业大学学报,1999,27(3):195-200. 被引量:1
  • 9Michiel Q L,Hurst P J.An analog DFE for disk drives using a mixed-signal integrator.IEEE J Solid-State Circuits,1999,34(5):592
  • 10Tesch B J,Garica H C.A low glitch 14-b 100-MHz D/A converter.IEEE J Solid-State Circuits,1997,32(9):1465

二级参考文献31

  • 1姚庆栋 梁慧君 等.数学无线传输[M].杭州:浙江大学出版社,1992..
  • 2[1]QURESHI S. Adaptive equalization[J]. Proc IEEE, 1985, 73(9): 1349-1387.
  • 3[2]HAYKIN S. Adaptive Filter Theory, Third Edition[M]. Prentice-Hall, 1996.
  • 4[3]DENNO S, SAITO Y. Fast channel impulse response estimation scheme for adaptive MLSE (maximum likelihood sequence estimation) equalizer-Proposal of VLMS (variable-gain least mean squares) algorithm)[J]. Trans IEICE B, 1995, J78-B-II(4): 221-230.
  • 5[4]XIAOYU H, XIAOHU Y. Hybrid Kalman/LMS decision feedback equalization strategy for terrestrial HDTV channels[A]. GLOBECOM 1998[C]. 1998. 3497-3502.
  • 6[5]FUKAWA K, SUZUKI H. Recursive least squares adaptive algorithm maximum likelihood sequence estimation: RLS-MLSE-an application of maximum likelihood estimation theory to mobile radio[J]. Trans IEICE B, 1993, 76(4): 202-213.
  • 7[6]GOLOMB S. Shift Register Sequences[M]. Holden-Day, 1967.
  • 8[7]ATSC. ATSC Digital Television Standard[S]. 1995.
  • 9EVERITT J, PARKER J F, et al. A CMOS tranceiver for 10-Mb/s and 100-Mb/s Ethernet[J]. IEEE JSSC, 1998,33(12):2171-2174.
  • 10QURESHI S U H. Adaptive equalization[J]. Proc. of theIEEE, 1985,73(9):1357-1359.

共引文献10

同被引文献11

  • 1刘卫平,王向展,宁宁,杨谟华,兰中文.电流舵型D/A转换器毛刺理论及改进设计[J].微电子学,2006,36(2):141-144. 被引量:4
  • 2黄兴发,赵建明,邹铮贤.一种10 bit电流型DAC电流源晶体管的抗失配设计[J].现代电子技术,2006,29(8):110-112. 被引量:2
  • 3刘卫平.8位高速DAC电路研究与设计[D].西安:西安电子科技大学,2003.
  • 4Lin C H ,Bult K. A 10 bit,500 MS/s CMOS DAC in 0. 6 mm [J]. IEEE of Solid - State Circuits, 1998, 33 (12):1 948- 1 958.
  • 5Fournier J M,Senn P. A 130 MHz 8 bit CMOS Video DAC for HDTV Application[J]. IEEE of Solid- State Circuit, Fournier Jean Michel,1991,26(7) :1 073 - 1 077.
  • 6Yongsang Yoo,Minkyu Song. Design of a 1.8V 10 bit 300 MS/s CMOS Digital - to - Analog Converter with a Novel Deglitching Circuit and Inverse Thermometer Decoder [A]. Asia - Pacific Conference on Circuits and Systems[C]. 2002,2:311 - 314.
  • 7Bosch A V, Borremans A F, Michel S J,et al. A 10 bit 1 GS/s Nyquist Current - steering CMOS DA Conerter [J]. IEEE of Solid- State Circuit,2001,36(3) :265 -268.
  • 8艾伦 P E.CMOS模拟集成电路设计[M],冯军,李智群,译.北京:电子工业出版社,2005:41-42.
  • 9王桥,罗嵘,杨华中.一种应用于SoC的高速数模转换器的设计[J].微计算机信息,2008,24(20):165-166. 被引量:1
  • 10胡智宏,江泳.高性能A/D转换器的应用研究[J].现代电子技术,2008,31(16):25-27. 被引量:2

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部