期刊文献+

基于Verilog-HDL的逻辑分析卡中双向端口的设计 被引量:1

Design of Bidirectional Port Based on Verilog-HDL in Logic Analysis Card
下载PDF
导出
摘要 介绍了自行设计逻辑分析卡的系统构成,给出各个功能模块的逻辑框图。然后,从应用的角度简单介绍了ISSI公司的静态RAM芯片IS61LV256,并阐明了将其作为逻辑分析卡外部RAM的使用方法,设计了该RAM与CPLD的硬件接口。应用Verilog-HDL语言对双向(inout)端口所进行了描述,在此基础上以一个简化了的双向(inout)端口模块为例,设计了对该双向(in-out)端口的仿真方法,并给出了仿真结果。最后给出一种简易的硬件测试方法对双向(inout)端口进行测试,证明了该设计以及对其的仿真的正确性。 This paper firstly introduced the systemtic composition of logic analysis card, which is designed independently, and attached the logic frame diagram of each module. Then from application angle, it also illustrated the static state RAM chip IS61LV256 produced by ISSI, and how to use this chip for the external memory storage of logic analysis card. Hardware interface between this RAM and CPLD was designed, which was described and emulated by VerilogHDL. Finally, a kind of simple hardware test method was given, to justify the correctness of this design and emulation.
出处 《太原理工大学学报》 CAS 北大核心 2006年第4期463-465,共3页 Journal of Taiyuan University of Technology
关键词 Verilog—HDL 逻辑分析卡 inout 硬件测试法 RAM Verilog-HDL logic analysis card inout hardware test RAM
  • 相关文献

参考文献3

共引文献5

同被引文献8

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部