期刊文献+

Study on the Characteristics of SOI DTMOS with Reverse Schottky Barriers

SOI反偏肖特基势垒动态阈值MOS特性(英文)
下载PDF
导出
摘要 Silicon-on-insulator dynamic threshold voltage MOSFETs with TiSi2/pSi as reverse Schottky barriers (RSB) are presented. With this RSB scheme,DTMOS can operate beyond 0.7V, thus overcoming the drawback of DTMOS with the gate and body connected. The experimental results demonstrate that the threshold voltage in DT mode with an RSB is reduced by about 200mV at room temperature. SOI MOSFETs in DT mode with an RSB have advantages such as excellent subthreshold slope and high drivability over those under normal mode operation. The breakdown characteristics of SOI MOSFETs in the off-state are compared for the DT mode with RSB, floating body mode, normal mode. 将Ti硅化物-p型体区形成的反偏肖特基势垒结构引入绝缘体上硅动态阈值晶体管.传统栅体直接连接DTMOS,为了避免体源二极管的正向开启,工作电压应当低于0.7V.而采用反偏肖特基势垒结构,DTMOS的工作电压可以拓展到0.7V以上.实验结果显示,室温下采用反偏肖特基势垒SOIDTMOS结构,阈值电压可以动态减小200mV.反偏肖特基势垒SOIDTMOS结构相比于传统模式,显示出优秀的亚阈值特性和电流驱动能力.另外,对浮体SOI器件、传统模式SOI器件和反偏肖特基势垒SOIDTMOS的关态击穿特性进行了比较.
出处 《Journal of Semiconductors》 EI CAS CSCD 北大核心 2006年第9期1526-1530,共5页 半导体学报(英文版)
基金 国家重点基础研究发展计划资助项目(批准号:2006CB3027-01)~~
关键词 SOI dynamic threshold Schottky barrier SOI 动态阔值 肖特基势垒
  • 相关文献

参考文献1

二级参考文献18

  • 1Momiyama Y,Hirose T,Kurata H, Goto K,Watanabe Y, and Sugii T. A 140 GHz ft and 60 GHz fmax DTMOS Integrated with High-performance SOI Logic Technology[J].IEDM2000,451-454.
  • 2Fariborz Assaderaghi, Hu Chengming ,Ping K Ko,Stephen A Parke,Jeffrey Boker. Dynamic Threshold-Voltage MOSFET(DTMOS) for Ultra-Low Voltage VLSI[J].IEEE Transactions on Electron Devices,1997,44(3):414-422.
  • 3Lee Jong-Wook, Kim Hyung-Ki, Oh Jeong-Hee , Yang Ji-Woon , Won-Chang Lee, Jong-Soo Kim, Oh Min-Rok , and Yo-Hwan Koh. A New SOI MOSFET for Low Power Applications[C].In:Proceedings 1998 IEEE International SOI Conference,1998,65-66.
  • 4Chao Tien-Sheng,Lee Yao-Jen,Huang Tiao-Yuan. High-voltage and High-Temperature Applications of DTMOS With Reverse Schottky Barrier on Substrate Contacts[J].IEEE Electron Device Letters,2004,25(2):86-88.
  • 5Sleight Jeffrey W,Mistry Kaizad R. DC and Transient Characterization of a Compact Schottky Body Contact Technology for SOI Transistors[J].IEEE Transactions on Electron Devices,1999,46(7):1451-1456.
  • 6Chung In-Yong ,Woo Dong Soo ,Park Young June ,and Hong Shick Min. A New SOI MOSFET Structure with Junction Type Body Contact[J].IEDM,1999,59-62.
  • 7Alan J Drake,Noah Zamdmer,Kevin J Nowka, and Richard B Brown. Analysis of the Impact of Gate-Body Signal Phase on DTMOS Inverters in 0.13um PD-SOI[C].In:IEEE International SOI Conference,2003,99-100.
  • 8Lo Wen-Cheng,Chang Sun-Jay,Chang Chun-Yen,Chao Tien-Sheng. Impacts of Gate Structure on Dynamic Threshold SOI nMOSFET[J].IEEE Electron Device Letters,2002,23(8):497-499.
  • 9Sivaran P, Anand B, Desai Madhav p. Silicon Film Thickness Considerations in SOI-DTMOS[J].IEEE Electron Device Letters,2002,23(5):276-278.
  • 10Wei Liqiong,Chen Zhanping,Roy Kaushik. Double Gate Dynamic Threshold Voltage(DGDT) SOI MOSFETs for Low power High Performance Designs[C].In:Proceedings 1997 IEEE International SOI Conference,1997,82-83.

共引文献6

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部