期刊文献+

10Gb/s0.25m CMOS1∶4键合分接器 被引量:1

A Bonded 10 Gb/s 0.25 μm CMOS 1∶4 Demultiplexer
下载PDF
导出
摘要 首先分析了1∶4分接器的树型结构及其主要特点。在此基础上,进一步探讨了树型结构中所用的1∶2分接器,并给出其中的锁存器电路结构。此外,还讨论了分频器电路及输入输出电路。最后分析了超高速键合电路并给出测试方案。测试结果表明,在采用标准0.25μmCMOS工艺设计的分接器中,本设计首次达到键合后能够在STM-16和STM-64所要求的数据速率上稳定工作的性能,最高工作速率达10.58Gb/s。 Analysis of the tree architecture of an 1 : 4 demultiplexer and its specifics, detailed researches of 1 : 2 demultiplexer in tree architecture and its latch structure are presented. The frequency divider is discussed, together with input .and output circuits. The effects of the bonding are analyzed. The measurement results show that demultiplexer with the maximum data rate up to 10.58 Gb/s. The demultiplexer can work steadily at the required data rate of STM-16 and STM-64, which is the first report of bonded DEMUX IC to reach this level using standard 0. 25 μm CMOS technology.
出处 《固体电子学研究与进展》 CAS CSCD 北大核心 2006年第3期340-344,384,共6页 Research & Progress of SSE
基金 国家863计划项目支持(2003AA31G030)
关键词 光纤通信 分接器 键合 互补金属氧化物半导体 optic-fiber-communication demultiplexer bonding complementary metal oxide semiconductor (CMOS)
  • 相关文献

参考文献5

  • 1Shioiri S,Soda M,Hashimoto T,et al.A 10-Gb/s SiGe bipolar framer/demultiplexer for SDH systems[C].ISSCC Dig,1998:202-203.
  • 2Yoshida N,Fujii M,Atsumo T,et al.Low-power-consumption 10-Gb/s GaAs 8:1 multiplexer/1:8 demultiplexer[C].IEEE GaAs IC Symp,1997:113-116.
  • 3Hauenschild J,Dorschky C,Seitz R,et al.A 10 Gb/s BiCMOS clock and data recovering 1:4 demultiplexer in standard plastic package with external VCO[C].ISSCC Dig,1996:202-203.
  • 4Stout C,Doernberg J.10 Gbps silicon bipolar 8 to 1 multiplexer and 1 to 8 demultiplexer[J].IEEE J Solid-state Circuits,1993,28(3):339-343.
  • 5Tanabe A,Umetani M,Fujiwara I,et al.0.18-μm CMOS 10-Gb/s multiplexer/demultiplexer ICs using current mode logic with tolerance to threshold voltage fluctuation[J].IEEE J Solid-state Circuits,2001,36(6):988-996.

同被引文献6

  • 1Kehrer D, Knapp H, Wurzer M, et al. 40 Gb/s 2 : 1 multiplexer and 1 : 2 demultiplexer in 120-nm standard CMOS [J]. IEEE Journal of Solid-state Circuits. 2003, 38(11): 1830-1837.
  • 2Nowotny U, Lao Z, Thiede A, et al. 44 Gbit/s 4 : 1 multiplexer and 50 Gbit/s 2 : 1 multiplexer in pseudomorphic AlGaAs/GaAs-HEMT technology[C]. Pro IEEE Int Symp Circuits and Systems, 1998, 2: 201- 203.
  • 3Kano H, Suzuki T, Yamura S, et al. A 50 Gbit/s 1 : 4 Demultiplexer IC in InP-base HEMT Technology [C]. IEEE MTT-Digest. 2002,1: 75-78.
  • 4Wang Gui, Wang Zhigong, Ding Jingfeng, et al. 20 Gb/s 1 : 2 Demutiplxer in 0.18μm CMOS [J]. Chinese Journal of Semiconductors. 2005, 26 (10): 1881-1885.
  • 5Rein H M. Design aspects of 10 to 40 Gb/s digital and analog Si-biloplar IC's[C]. Pro Syrup VLSI Symp, Kyoto, 1995: 49-54.
  • 6Kirk C T. A theory of transistor cutoff frequency (fT) falloff at high current densities[J]. IRE Trans Electron Devices, 1962, 9(2): 164-174.

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部