期刊文献+

锗预非晶化注入对镍硅(NiSi)金属栅功函数的影响研究 被引量:1

Study on the Impact of Germanium Preamorphization on the Work Function of Fully Silicided NiSi Gate
下载PDF
导出
摘要 随着超大规模集成电路技术的发展,CMOS器件的制备过程需要同时引入金属栅和超浅结等新的先进工艺技术,因此各种新工艺的兼容性研究具有重要意义.本文研究了超浅结工艺中使用的锗预非晶化对镍硅(N iS i)金属栅功函数的影响.对具有不同剂量Ge注入的N iS i金属栅MOS电容样品的研究表明,锗预非晶化采用的Ge注入对N iS i金属栅的功函数影响很小(小于0.03eV),而且Ge注入也不会导致氧化层中固定电荷以及氧化层和硅衬底之间界面态的增加.这些结果表明,在自对准的先进CMOS工艺中,N iS i金属栅工艺和锗预非晶化超浅结工艺可以互相兼容. As continuously scaling down the VLSI technology,it is important to investigate the compatibility of the different advanced processes integrated together in advanced CMOS process. The impact of Ge-implantation on the work function of fully silicided NiSi ( FUSI NiSi) gate is investigated. The flat band voltage (VFB) and Equivalent Oxide Thickness (EOT) data were determined by fitting the measured capacitance-voltage (C-V) curves with simulation curves. The results show that work functions of NiSi gates with and without Ge implantation vary slightly, less than 0.03eV. The increase of interface state and fixed oxide charge introduced by Ge preamorphization implantation is not observed. These results demonstrate that FUSI NiSi gate technology can be integrated with Ge preamorphization implantation in self ahgnment CMOS process.
出处 《电子学报》 EI CAS CSCD 北大核心 2006年第8期1534-1536,共3页 Acta Electronica Sinica
基金 国家自然科学基金(No.90207004)
关键词 金属栅 镍硅金属栅 功函数 超浅结 锗预非晶化 metal gate FUSI NiSi work function ultra-shallow junction germanium preamorphization
  • 相关文献

参考文献12

  • 1TAUR Y,et al.CMOS scaling into the nanometer regime[J].IEEE Proc,1997,85(4):486 -504.
  • 2Maszara W P,et al.Transistors with dual work function metal gates by single full silicidation (FUSI) of polysilicon gates[A].IEEE International Electron Devices Meeting (IEDM) Technical Digest[C].New Jersey:IEEE,2002.367-370.
  • 3Sim J H,et al.Dual work function metal gates using full nickel silicidation of doped poly-si[J].IEEE Electron Device Letters,2003,24(10):631 -633.
  • 4Sakano J,et al.Study of shallow p + -n junction formation using SiGe/Si system[J].Japanese Journal Applied Physics,1993,32 (12):6168-6172.
  • 5Dehm C,et al.Shallow titanium-silicided p + n junction formation by triple germanium amorphization[J].Applied Physics Letters,1992,60 (10):1214-1216.
  • 6Liu R,et al.Mechanisms for process induced leakage in shallow silicided junctions[A].IEEE International Electron Devices Meeting (IEDM) Technical Digest[C].New Jersey:IEEE,1986.58-61.
  • 7Cheng T H,et al.Impact of Ge implantation on the electrical characteristics of TiSi p/n shallow junctions with an-Si (or a Poly-Si) buffer layer[J].IEEE Trans,1997,ED-44(4):601 -606.
  • 8Yu D S,et al.Al2O3-Ge-On-Insulator n-and p-MOSFETs with fully NiSi and NiGe dual gates[J].IEEE Electron Device Letters,2004,25 (3):38-140.
  • 9Lin C Y,et al.Formation of Ni germano-silicide on single crystalline Si0.3 Ge 0.7/Si[J].IEEE Electron Device Letters,2002,23(8):464-466.
  • 10Yang K J,et al.Quantum effect in oxide thickness determination from capacitance measurement[A].Symposium on VLSI Technology[C].Kyoto:IEEE,1999.77-78.

同被引文献11

  • 1黄伟,张利春,高玉芝,金海岩.掺Mo对NiSi薄膜热稳定性的改善[J].物理学报,2005,54(5):2252-2255. 被引量:4
  • 2殷华湘,徐秋霞.体硅CMOS FinFET结构与特性研究[J].电子学报,2005,33(8):1484-1486. 被引量:1
  • 3黄伟,张利春,高玉芝,金海岩,卢建政,张慧.Ni(Pt)Si硅化物温度稳定性的研究[J].固体电子学研究与进展,2005,25(3):422-426. 被引量:7
  • 4Zhang S H,et al.Metal silicides in CMOS technology:past,present,and future trend[J].Critical Reviews in Solid State and Material Science,2003,28(1):1-129.
  • 5Lee P S,Pey K L,Mangelinck D.New salicidation technology with Ni(Pt) alloy for MOSFETs[J].IEEE Electron Device Lett,2001,22(12):568-570.
  • 6Liu J F,Chen H B,Feng J Y.Enhanced thermal stability of NiSi films on Si(111) substrates by a thin Pt interlayer[J].Journal of Crystal Growth,2000,220:488-493.
  • 7Lee P S,Pey K L,Mangelinck D.Improved NiSi salicide process using presilicide N+2 implant for MOSFETs[J].IEEE Electron Device Lett,2001,21(12):566-568.
  • 8Huang W,Zhang L C,Gao Y Z.The improvement of thermal stability of nickel silicide by adding a thin Zr interlayer[J].Microelectronic Engineering,2006,83(2):345-350.
  • 9Yue X W,Zhang L C,Gao Y Z.A Hafnium interlayer method to improve the thermal of NiSi film[J].Microelectronic Engineering,2008,85(2):1723-1727.
  • 10汪金辉,宫娜,耿淑琴,侯立刚,吴武臣,董利民.45nm低功耗、高性能Zipper CMOS多米诺全加器设计[J].电子学报,2009,37(2):266-271. 被引量:9

引证文献1

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部