期刊文献+

家庭网络中数字下变频器的设计与实现(英文) 被引量:2

Design and Implementation of Digital Down Converter for Homenet
下载PDF
导出
摘要 基于经典的系统设计流程,设计并实现了一种应用于家庭网络核心SoC平台中无线通信系统接收机的专用数字中频下变频器。在系统级,利用系统建模工具MATLAB,完成了数字下变频器的行为建模及其功能划分;在电路级,完成了数字下变频器中主要功能模块的VLSI实现及其功能仿真。考虑到系统实现的复杂性及其硬件资源,对于数字滤波器,采用CSD和RAG等优化策略;对于数控振荡器,采用一种新型的结合LUT和CORDIC算法优点的混合算法实现方案。最后,搭建了基于XilinxVirtexIIXC2V1000-4FG256FPGA的家庭网络无线通信系统验证平台,完成了数字中频下变频器的功能验证。 Based on the classical system design flow, a custom digital down converter (DDC) was designed and implemented for Homenet wireless communication system. At the system level, the behavior model of DDC was constructed with the assistant of system modeling tool MATLAB. At the circuit level, considering implementation complexity, a large number of digital filter optimizing schemes such as CSD and RAG were adopted; in our design, numerically controlled oscillators (NCO) was based on a new hybrid scheme, which combines the respective advantages of LUT and CORDIC algorithm. Homenet system verification flat including our custom digital down converter was implemented with Xilinx VirtexII XC2V1000-4FG256 FPGA.
出处 《北京大学学报(自然科学版)》 EI CAS CSCD 北大核心 2006年第5期690-695,共6页 Acta Scientiarum Naturalium Universitatis Pekinensis
基金 国家"863"基金资助项目(2003AA1Z1130)
关键词 数字下变频器 模数转换器 带通采样 CSD RAG 数控振荡器 查找表 CORDIC DDC ADC bandpass sampling CSD RAG NCO LUT CORDIC
  • 相关文献

参考文献11

  • 1VAUGHAN Rodney G. The theory of bandpass sampling[J]. IEEE Transactions on Signal Processing, September 1991, 39: 9.
  • 2AKOS Dennis M. Direct bandpass sampling of multiple distinct RF signals [ J ]. IEEE Transactions on Communications, 1999, 47(7) : 983- 988.
  • 3AVIZIENIS A. Signed-digit number representation for fast parallel arithmetic [ J ]. IRE Trans Electron Compute, 1961,10 : 389-400.
  • 4REIWIESNER G W. Binary arithmetic [J]. Advances in Computers, 1960, 1: 233-308.
  • 5HWANG K. Computer arithmetic: Principle, architecture and design[ M]. New York: Wiley, 1979.
  • 6Garner H L. Number system and arithmetic [ J ]. Advances in Computers, 1965, Vol. 6, pp. 131-194.
  • 7BULL D, Reduced-Complexity Digital Filtering Structures Using Primitive operations [ J ] . Electronics Letters, 1957 :769-771.
  • 8BULL D. Primitive operator digital filters [ J ]. IEE Proeeedings-G 138, 1991 : 401-411.
  • 9DEMPSTER A. Use of minimum-adder multiplier blocks in FIR. Digital Filters[Jl. IEEE Transactions on Circuits and Systems H 45, 1995 : 242-243.
  • 10JANISZEWSKI Ireneusz, HOPPE Bemhard, MEUTH Hermann. Numerically controlled oscillators with hybrid function generators [ C ]. IEEE International Frequency Control Symposium and PDA Exhibition. 2001.

同被引文献9

引证文献2

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部