3SHANLEY T,ANDERSON D. PCI System architecture (Fourth Edition)[M]. Boston:Addison Wesley Longman Press, 1999.
4ANSI/IEEE Std 1014-1987, IEEE standard for a versatile backplane bus: VMEbus[S].
5IEEE Std 896.2-1991, IEEE standard for futurebus+ - physical layer and profile specification[S].
6BORRILL P L. Micro-standards special future: A Comparison of 32-bit Buses[J]. IEEE Micro, 1985,5(6):71-79.
7SHA L, RAJKUMAR R, LEHOCZKY J P. Priority inheritance protocols: An approach to real-time synchronization[J]. IEEE Trans on Computers, 1990, 39(9): 1175-1185.
8SHA L, RAJKUMAR R,LEHOCZKY J P. Real-time computing with IEEE futurebus+[J]. IEEE Micro, 1991,11(3):30-33, 95-100.
9VERNON M K,MANBER U.Distributed round-robin and first-come first-serve protocols and their application to multiprocessor bus arbitration[A].Computer Architecture,Conference Proceedings.15th Annual International Symposium on[C],Honolulu,Hawaii,USA:IEEE,1988.269-277.
10HUANG K, XU Zhi-wei. Scalable parallel computing: technology, architecture, programming[M]. New York :McGraw-Hill, 1998.
