期刊文献+

多输入浮点加法器算法研究 被引量:1

On the Multi-Input Floating-Point Adder Algorithm
下载PDF
导出
摘要 本文介绍了浮点加法器(FPA)的基本运算步骤,归纳阐述了传统的多输入浮点加法器算法,提出了一种改进的并行多输入浮点加法器算法。采用这种改进的算法可以有效地提高运算速度并减少逻辑资源。 The floating-point adder (FPA) basics are introduced in the paper, and the commonly used multi-input FPA is presented. Finally, an improved parallel FPA algorithm has been put forward and analyzed in detail. The operation speed can be improved greatly and the logic resources can be reduced effectively using this improved algorithm.
出处 《计算机工程与科学》 CSCD 2006年第10期87-88,97,共3页 Computer Engineering & Science
关键词 浮点加法器 多输入 高速算法 floating-point adder multi-input high-speed algorithm
  • 相关文献

参考文献4

  • 1M P Farmwald. On the Design of High Performance Digital Arithmetic Units:EPh D Thesis][D]. Stanford University.1981.
  • 2T Quach, M J Flynn. Design and Implementation of the SNAP Floating-Point Adder[R]. Technical Report CSL-TR-91_501, Computer System Laboratory, Stanford University,1991.
  • 3S F Oberman. Design Issues in High Performance Floating Point Arithmetic Units:[Ph D Thesis][D]. Stanford University. 1996.
  • 4ANSI/IEEE Std 754, IEEE Standard for Binary Floating-Point Arithmetic[S]. 1985.

同被引文献9

引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部