期刊文献+

基于TCG图和模拟退火算法的SoC测试调度 被引量:1

SoC test schedule based on TCG and simulated annealing algorithm
下载PDF
导出
摘要 为了降低系统芯片测试成本,需复用IP的测试电路和测试矢量,过去几年已经涌现了许多新型测试结构。测试包和测试轨由于其结构简单,已经广泛应用于系统芯片的测试方案中。但基于测试包和测试轨的测试调度算法复杂度很高,难以获得测试调度的最优解,从而降低了测试效率。本文提出了基于传递闭合图(Transitive Closure Graph)的测试调度表示法,该表示法符合P-admissible准则,使组合优化算法适用于SoC测试调度问题。最后本文用模拟退火算法来优化测试调度,实验结果表明此算法调度的测试时间要比报道的结果都好。 Many novel testing structures for system-on-a-chip are proposed for decreasing testing cost and facilitating test reuse. For the simplicity of Test Collar and test rail, they are widely used in today's SoC test solutions. But the test scheduling problem of test rail and collar is very complex, and it is hard to get the optimum solution. A novel description of test schedule based on transitive closure graph is proposed in this paper, and it is suitable for combinational optimization. Simulated annealing algorithm is used to get the optimum test solution, and it demonstrates its advantage over other solution published recently in test time.
作者 杨军 罗岚
出处 《电路与系统学报》 CSCD 北大核心 2006年第5期37-43,36,共8页 Journal of Circuits and Systems
基金 国家自然科学基金基于测试压缩和LBIST的系统芯片低成本测试技术研究(90407009)
关键词 系统芯片 可测性设计 模拟退火 system-on-a-chip, design for testing, simulated annealing
  • 相关文献

参考文献17

  • 1Varma P, Bhatia B. A structured test re-use methodology for core-based system chips [J]. ITC. IEEE, 1998. 294-302.
  • 2Whetsel L. Addressable test ports an approach to testing embedded cores [J]. ITC. IEEE, 1999. 1055-1064
  • 3Marinissen E J, Arendsen R, Bos G, et al. A structured and scalable mechanism for test access to embedded reusable cores [J]. ITC. IEEE, 1998. 284-293.
  • 4Marinissen E J, Zorian Y, Kapur R, et al. Towards a standard for embedded core test: an example [J]. ITC. IEEE, 1999. 616-627.
  • 5CTAG working group, update of IEEE PI500 Core Wrapper Archtecture [OL]. http://grouper.ieee.org/ groups/1500/date03/ ctag-date03.pdf.2003.3
  • 6Marinissen E J, Arendsen R, Bos G, et al. A structured and scalable mechanism for test access to embedded reusable cores [J]. ITC. IEEE,1998. 284-293.
  • 7Chakrabarty, K. Design of system-on-a-chip test access architectures using integer linear programming [A]. VLSI Test Symposium. IEEE [C].2000. 127-134
  • 8Ebadi Z S, Ivanov A. Design of an optimal test access architecture using a genetic algorithm [A]. Asian Test Symposium. IEEE [C]. 2001.205-210.
  • 9Sugihara M, Date H, Yasuura H. A novel test methodology for core-based system LSIs and a testing time minimization problem [J]. ITC. IEEE, 1998. 465-472.
  • 10The Role of Test Protocols in Automated Test Generation for Embedded-Core-Based System ICs [J]. Journal of Electronic Testing: Theory and Applications,

同被引文献16

  • 1雷加,方刚.一种基于遗传算法的SoC测试调度方法[J].仪器仪表学报,2007,28(S1):15-17. 被引量:6
  • 2CHAKRABARTY K. Optimal test access architectures for system-on-a-chip[ J]. ACM Trans. Design Automation of Electronic System ,2001,6 ( 1 ) :26-49.
  • 3ZHAO D, UPADHYAYA S. Dynamically partitioned test scheduling with adaptive TAM configuration for powerconstrained SoC testing[J]. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2005,24 (6) :956-965.
  • 4WEI Z, REDDY S M, POMERANZ I, et al. SoC test scheduling using simulated annealing[ C ]. Proceedings of IEEE VLSI Test Symposium. Napa Valley, California,2003 : 325-330.
  • 5GUO P N, CHENG C K, YOSHIMURA T. An O-tree representation of non-slicing floorplan and its applications [ C]. Proc. DAC, LosAngeles, 1999:268-273.
  • 6CHANGYC,CHANGYW,WU GM, et al. Wu. B^*- Trees: A new representation for non-slicing floorplans [ C ]. DAC, California, 2000:458-463.
  • 7VIKRAM I, KRISHNENDU C, ERIK J M. Test wrapper and test access mechanism co-optimization for system-onchip [ C ]. International Test Conference. Baltimore, 2001 : 1023-1032.
  • 8HO A J, KANG S. SoC test scheduling algorithm using ACO-based rectangle packing [ C ]. International Conference on Intelligent Computing, Kunming, 2006 : 655-660.
  • 9YU Y, PENG X Y, PENG Y. A test scheduling algorithm based on two-stage GA [ J ]. Journal of Physics. Conference Series ,2006,48 ( 1 ) :658-662.
  • 10RUBINSTEIN R Y, KROESE D P. The cross-entropy method: A nnified approach to combinatorial optimization, monte-carlo simulation and machine learning[ M ]. New York : Springer,2004:29-55.

引证文献1

二级引证文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部