期刊文献+

最小相关度的多捕获(Multi-capture)扫描测试结构

A Multi-capture testing based on minimum relativity scan chain
下载PDF
导出
摘要 为了压缩测试向量并降低芯片测试成本,本文提出了一种新的基于最小相关度扫描链的多捕获(Multi-capture)测试结构。通过构建具有最小相关度扫描链,使得多捕获测试在保证高故障覆盖率的同时降低所需ATE的存储容量。本文还提出了一种面向最小相关度多捕获结构的测试向量生成算法。采用ISCAS’89基准电路的实验结果表明本文提出的结构和算法可以获得最高近90%的测试压缩比(大电路)。 A Multi-capture scan testing based on Minimum Relativity chain structure is proposed in this paper to compact the larger and larger test patterns. The scan chain organization is optimized to achieve higher fault coverage with little ATE vectors. A new test vector generation method for Multi-capture structure is presented to generate more efficient vectors. Experiments with ISCAS'89 benchmarks demonstrate its high compact ratio up to 90%.
出处 《电路与系统学报》 CSCD 北大核心 2006年第5期148-152,共5页 Journal of Circuits and Systems
基金 国家自然科学基金"基于测试压缩和LBIST的系统芯片低成本测试技术研究"(90407009)
关键词 多捕获(Multi—capture)测试 扫描链 最小相关度 Multi-capture structure scan chain minimum relativity
  • 相关文献

参考文献16

  • 1Goel P, Rosales B C. Test generation and dynamic compaction of tests [S]. ITC. 1979. 189-192.
  • 2Pomeranz, Reddy L N, Reddy S M. COMPACTEST: A method to generate compact test sets for combinational circuits [S]. ITC. 1991. 194-203.
  • 3Akers S B, Joseph C, Krishnamurthy B. On the role of independent fault sets in the generation of minimal test sets [S]. ITC. 1987. 1100-1107.
  • 4M H Schulz, E Trischler, T M Sarfert. SOCEATES: A highly efficient automatic test pattern generation system [J]. IEEE Trans Computer-Aided Design, 1988, 7: 126-137.
  • 5Reddy L N, Pomeranz I, Reddy S M. ROTCO: a reverse order test compaction technique [A]. Euro ASIC'92 [C]. 1992. 189-194.
  • 6Hansen M C, Hayes J P. High-level test generation using physically-induced faults [A]. VLSI Test Symposium [C]. 1995.20-28.
  • 7Kajihara S, Pomeranz I, Kinoshita K, Reddy S M. Cost-effective generation of minimal test sets for stuck-at faults in combinational logic circuits [J]. ICCAD, 1995, 14(12): 1496-1504.
  • 8Jau-Shien Chang, Chen-Shang Lin. Test set compaction for combinational circuits [J]. ICCAD, 1995, 14(11): 1370-1378.
  • 9Chandra A, Chakrabarty K, Medina R A. How effective are compression codes for reducing test data volume [A]. VLSI Test Symposium [C].2002. 91-96.
  • 10Zahir S, EI-Maleh A, Khan E. An efficient test vector compression technique based on geometric shapes [J]. ICECS, 2001, 3(3): 1561-1564.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部