期刊文献+

多数据通道高速互连背板平台的设计和实现 被引量:3

Design and implementation of a multi-channel high-speed backplane interconnection platform
下载PDF
导出
摘要 为了给软件无线电的研究提供一个测试平台,设计实现了一个多数据通道高速互连背板平台.背板平台包括传输母板、时钟分配板和数据通道交换板,并提供ADC,DDC,DSP,DUC和DAC单板接口.通过采用高性能芯片和合理的高速设计方法,实现了背板平台良好的传输误码率和时钟晃动性能以及多个数据通道的自定义总线形式. To provide a test platform for SDR(software defined radio) research, a multi-channel high-speed backplane interconnection platform was designed and implemented. This platform is composed of an MB (mother board),a CB(clock board) and a SW(switch board) and can provide interfaces for ADC, DDC, DSP,DUC and DAC modules. The measurement show that, by adopting high performance chips and good high-speed design skills this platform can achieve low bit-error-rate and low clock jitter as well as selfdefined bus for multi-channel data communication.
出处 《中国科学技术大学学报》 CAS CSCD 北大核心 2006年第9期985-989,共5页 JUSTC
基金 安徽省高校"物理电子学"省级重点实验室资助
关键词 软件无线电 交换板 母板 时钟板 software defined radio (SDR) switch board (SW) mother board (MB) clock board (CB)
  • 相关文献

参考文献5

  • 1Johnson H,Graham M.High-speed Digital Design[M].New Jersey:Prentice Hall,1993.
  • 2AMCC Device Specification.S2064:Quad Serial Backplane Device[EB/OL].[2004-10-15].http://digchip.com/datasheets/parts/datasheet/034/S2064.php.
  • 3AMCC Device Specification.S2080:34×34 3.2Gbps Differential Crosspoint Switch[EB/OL].[2004-10-15].http://digchip.com/datasheets/parts/datasheet/034/S2080.php.
  • 4National Semiconductor.LMX2306/LMX2316/LMX2326 PL LatinumTM Low Power Frequency Synthesizer for RF Personal Communications[EB/OL].[2004-10-15]http://www.national.com/ds/LM/LMX2306.pdf.
  • 5乔崇,阮福明,何正淼,吴义华,王砚方.利用ADC输出码密度测量时钟抖动的仿真研究[J].中国科学技术大学学报,2006,36(6):621-624. 被引量:3

二级参考文献10

  • 1杨小军,陈曦,张庆民.时钟抖动对ADC变换性能影响的仿真与研究[J].中国科学技术大学学报,2005,35(1):66-73. 被引量:14
  • 2张俊杰,武杰,刘尉悦,乔崇,王砚方.高速交替/并行数据采集系统时钟研究[J].中国科学技术大学学报,2006,36(3):281-284. 被引量:11
  • 3Zanchi A,Bonfanti A,Levantino S,et al.General SSCR vs.cycle-to-cycle jitter relationship with application to the phase noise in PLL[C]∥2001 Southwest Symposium on Mixed-Signal Design.IEEE Press,2001.
  • 4ZHANG Jun-jie,QIAO Chong,LIU Wei-yue,et al.Clock jitter study of high speed data acquisition system[J].Journal of University of Science and Technology of China,2005,35(2):227-231.张俊杰,乔崇,刘尉悦,等.高速数据采集系统时钟抖动的研究[J].中国科学技术大学学报,2005,35(2):227-231.
  • 5Langard Y,Balat J L,Durand J.An improved method for ADC jitter testing[C]∥International Test Conference 1994.IEEE Press,1994:763-770.
  • 6Kuo A,Farahmand T,Ou N,et al.Jitter models and measurement methods for high-speed serial interconnects[C]∥International Test Conference 2004.IEEE Press,2004:1 295-1 302.
  • 7Drakhlis B.Calculate oscillator jitter by using phase-noise analysis[J].Microwaves and RF,January,2001:82-90.
  • 8Shinagawa M,Akazawa Y,Wakimoto T.Jitter analysis of high-speed sampling systems[J].IEEE Journal of Solid-State Circuits,1990,25(1):220-224.
  • 9Zanchi A,Papantonopoulos I,Tsay F.Measurement and spice prediction of sub-picosecond clock jitter in A/D converters[C]∥Proceedings of the 2003 International Symposium on Circuits and Systems.IEEE Press,2003,5:557-560.
  • 10Agilent Technologies Inc..Jitter analysis techniques for high data rates[EB/OL].Application Note 1432,2003[2005-02-10].http:// cp.literature.agilent.com/litweb/pdf/5988-8425EN.pdf.

共引文献2

同被引文献11

引证文献3

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部