期刊文献+

领域内可重构功能单元自动生成方法

Automatic Generation of Domain-specific Reconfigurable Function Units
下载PDF
导出
摘要 特殊功能单元可以有效加速处理器性能,然而由于其专用性,能够加速的应用有限。领域内可重构功能单元提供领域内的灵活性与高效性。文章提出针对特定应用领域生成可重构能单元的方法,该方法基于多个表达式自动生成高效的可重构功能单元。选取传输触发体系结构作为平台,在密码领域中三类算法的应用验证了该方法的有效性。 Special function unit can efficiently enhance the microprocessor's perfornianee, but the applications that can be accelerated are limited because of its customization. Domains specific reconfigurable filnction unit (DSRFU) can still speedup the applications, while providing domain flexibility. This paper presents a method, which can generate high quality DSRFUs from muhi-expression. Choosing transport triggered architecture as a platform, applying this method to cipher domain validates its efficiency.
出处 《微电子学与计算机》 CSCD 北大核心 2006年第10期75-77,80,共4页 Microelectronics & Computer
基金 国防创新项目
关键词 特殊功能单元 领域内可重构 自动生成 传输触发体系结构 Special function unit, Domain specific reeonfiguration, Automatic generation, TTA
  • 相关文献

参考文献5

  • 1Henk Corporaal.TTAs:Missing the ILP complexity wall.Journal of Systems Architecture,Elsevier publishing company.1999,45(12/13):949~973
  • 2Vinu Vijay Kumar:Application specific small-scale reconfigurability,PhD thesis,Engineering and applied Scienee Univ.of Virginia,May 2005
  • 3Joao M P.Cardoso:Compilation for FPGA-based reconfigurable hardware.IEEE Design & test of Computers,March-April 2003
  • 4Janssen J.Compiler strategies for transport triggered architectures.JAAJ Publicatie nr.:Delft University Press,2001
  • 5刘志成,王雷,孙希昆.为VLIW处理器的特殊功能部件生成代码的新方法[J].计算机工程与应用,2004,40(24):111-113. 被引量:1

二级参考文献13

  • 1J A Fisher. Trace scheduling:a technique for global microcode compaction[J].IEEE Transactions on Computers C-30,1981:478~490
  • 2W W Hwu,S A Mahlke,W Y Chen et al.The superblock:an effective technique for VLIW and superscalar compilation[J].The Journal of Supercomputing 7,1993:229~248
  • 3Vinod Kathail,Michael S Schlansker,B Ramakrishna Rau. HPL-PD Architecture Specification: Version 1.1,2000-02
  • 4R P Colwell,R P Nix,J J O'Donnell et al.A VLIW architecture for a trace scheduling compiler. IEEE Transactions on Computers C-37,1988: 967~979
  • 5P Geoffrey Lowney,Stefan M Freudenberger,Thomas J Karzes et al.The Multiflow Trace Scheduling Compiler[J].Journal of Supercomputing, 1993
  • 6GNU GCC info
  • 7Unified Modeling Language Specification. Object Management Group,1997(UML 1.0)and 1998(UML 1.1)
  • 8Steven S Muchnick. Advanced Compiler Design and Implementation[M].Morgan Kaufmann Publisher, 1997
  • 9Free Software Foundation. Inc,GNU CC bitmap implementation file bitmapc, 1997
  • 10Robert C Bedichek.Talisman:Fast and Accurate Multicomputer Simulation

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部