期刊文献+

Testing Cross-Talk Induced Delay Faults in Digital Circuit Based on Transient Current Analysis 被引量:2

Testing Cross-Talk Induced Delay Faults in Digital Circuit Based on Transient Current Analysis
下载PDF
导出
摘要 The delay fault induced by cross-talk effect is one of the difficult problems in the fault diagnosis of digital circuit. An intelligent fault diagnosis based on IDDT testing and support vector machines (SVM) classifier was proposed in this paper. Firstly, the fault model induced by cross-talk effect and the IDDT testing method were analyzed, and then a delay fault localization method based on SVM was presented. The fault features of the sampled signals were extracted by wavelet packet decomposition and served as input parameters of SVM classifier to classify the different fault types. The simulation results illustrate that the method presented is accurate and effective, reaches a high diagnosis rate above 95%. The delay fault induced by cross-talk effect is one of the difficult problems in the fault diagnosis of digital circuit. An intelligent fault diagnosis based on IDDT testing and support vector machines (SVM) classifier was proposed in this paper. Firstly, the fault model induced by cross-talk effect and the IDDT testing method were analyzed, and then a delay fault localization method based on SVM was presented. The fault features of the sampled signals were extracted by wavelet packet decomposition and served as input parameters of SVM classifier to classify the different fault types. The simulation results illustrate that the method presented is accurate and effective, reaches a high diagnosis rate above 95%.
出处 《Wuhan University Journal of Natural Sciences》 CAS 2006年第6期1445-1448,共4页 武汉大学学报(自然科学英文版)
基金 Supported by the National Natural Science Foun-dation of China (60374008 ,60501022)
关键词 delay fault CROSS-TALK fault localization digital circuit IDDT SVM delay fault cross-talk fault localization digital circuit IDDT SVM
  • 相关文献

参考文献10

  • 1Roy,K,Mak,T M,Wang-Ting,K.Test Consideration for Nanometer-Scale CMOS Circuits[].IEEE Design and Test of Computers.2006
  • 2AARAJ N,NAZER A,CHEHAB A,et al.Transient current testing of dynamic CMOS circuits[].IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems(DFT’’).2004
  • 3Srinivasan,G,Bhattacharya,S,Cherubal,S.Fast Specification Test of TDMA Power Amplifiers Using Transient Current Measurements[].Computer and Digital Techniques.2005
  • 4BHUNIA S,ROY K.A novel wavelet transform-based tran-sient current analysis for fault detection and localization[].IEEE Transactions on Very Large Scale Integration Systems.2005
  • 5ZHOUJ M,XU HB,WANG HJ.A Novel Fault Diagnosis Based on Wavelet Transform of IDDT Waveform[].Proceeding of International Conference on CommunicationsCircuits and SystemsICCCAS.2004
  • 6Ali Chehab,Ayman Kayssi,Anis Nazer,Rafic Makki.An improved method for iDDT testing in the presence of leakage and process variation[].Current and Defect Based Testing DBT Proceedings IEEE International Workshop on.2004
  • 7B.C.Paul,K.Roy.Testing cross-talk induced delay faults in static CMOS circuit through dynamic timing analysis[].Proceedings of International Test Conference.2002
  • 8YAN Weiwu,,SHAO Huihe.Application of support vector machinenonlinear classifier to fault diagnosis[].Proceedings of the thWorld Congress on Intelligent Control and Automation.2002
  • 9DUShuxin,CHENShengtan.Weighted support vector ma-chine for classifications[].IEEE International Confer-ence on SystemsMan and Cybernetics.2005
  • 10Singh A,Arunachalam R.A Novel Algorithmfor Testing Crosstalk Induced Delay Faults in VLSI Circuits[].Pro- ceedingofth International Conference on VLSI Design.2005

同被引文献13

  • 1陈火军,江建慧.VLSI电路短路和开路故障模型研究进展[J].计算机工程与科学,2005,27(4):49-53. 被引量:2
  • 2张小波,焦慧芳,贾新章.SRAM 6T存储单元电路的PSPICE辅助设计[J].电子产品可靠性与环境试验,2005,23(6):54-57. 被引量:2
  • 3王杰,周婕,慕晓冬.测试数据生成技术在软件故障诊断中的应用[J].计算机技术与发展,2006,16(9):91-92. 被引量:4
  • 4Aaraj N,Nazer A,Chehab A, et al. Transient current testing of dynamic CMOS circuits [ C]//The 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'04). Cannes,France: [s. n. ] ,2004:264 - 271.
  • 5Chehab A, Kayssi A, Ghandour A. Transient Current Testing of Gate-Oxide Shorts in CMOS[ C]//The 2nd International Design and Test Workshop ( IDT' 07 ). Cairo, Egypt: IEEE press, 2007: 77 - 81.
  • 6Min Yinghua, Zhao Zhuxing, Li Zhongcheng. IDDT testing [C]//In: Proc IEEE 6th ATS. Akita, Japan: IEEE press, 1997: 378 - 383.
  • 7曾晓杰,邝继顺.基于蚂蚁路径的I_(DDT)测试生成[J].科学技术与工程,2007,7(17):4364-4368. 被引量:3
  • 8蒋安平,冯建华,王新安.超大规模集成电路测试-数字、存储器和混合信号系统[M].北京:电子工业出版社,2005:340.
  • 9Piet Engelke, Ilia Polian, Hans Manhaeve, et al. Delta-lDDQ testing of resistive short defects[ C]//Asian Test Symposium. Japan, Fukuoka,2006:63 -68.
  • 10Azimane M,Majhi A,Gronthoud G,et al. A new algorithm for dynamic faults detection in RAMs [ C ]//Proceedings of the 23rd IEEE VLSI Test Symposium. Palm Springs, USA :CA ,2005:177- 182.

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部