期刊文献+

基于振荡采样的真随机数发生器IP设计 被引量:1

A Design of Uoiform Distributing TRNG
下载PDF
导出
摘要 为了得到真正硬件产生的随机数序列,采用振荡电路作为物理源,设计了混洗电路和扰频电路来改善输出序列的均衡性和数据冗余,它具有真随机数发生器的不可预测性高、随机性好的优点.理论分析表明,采用该方法可使获得的随机数序列达到完全的均衡分布,计算验证和检测结果也证实了其输出序列的随机性要好于未经处理的输出序列.最后给出了一种使用FIFO实现的随机数发生器模块跨时钟域总线接口.该设计能够较好地与系统其他模块相集成. The TRNG presented here uses the thermal noise in oscillating circuits as a random source signal. It has many merits such as difficult prediction, good randomness, etc. Besides, a riffle circuit and a pseudorandom net are presented to improve the proportion and decrease the correlation of the output series. Perfect uniform distribution can be realized by deducing theoretically. Better performance output is also validated by computing verification and testing results. In the end, an interface cross two clock domains using asynchronous anisomerous FIFO is presented.
出处 《江南大学学报(自然科学版)》 CAS 2006年第5期522-525,共4页 Joural of Jiangnan University (Natural Science Edition) 
关键词 真随机数发生器 混洗电路 均衡性 先入先出队列 TRNG riffle circuit proportion FIFO
  • 相关文献

参考文献9

  • 1Petrie C S,Connelly J A.A noise-based IC random number generator for applications in cryptography[J].IEEE Trans On Cricuits And Systems,2000,47(5):234-236.
  • 2王新成,孙宏.高速伪随机数发生器的设计与实现[J].计算机工程与应用,2004,40(11):20-23. 被引量:13
  • 3Pemantle.Robin cycles in random k-ary maps and the poor performance of random number generation[J].Journal of Algorithms,2005,54(1):72-84.
  • 4Petrie C S,Connelly J A.Modeling and Simulation of oscillator-based random number generators[C]// Proc Circuits and Systems (ISCA′96),Connecting the World,1996 IEEE International Symposium on,05/12/1996-05/15/1996.Location:Atlanta,GA,USA,1996,4:324-327.
  • 5Douliquen P O,Boahem K A,Andreou A G.A gray-code cmos current-mode analog to digital converter design[C]// Proc International Symposium on Circutits and System (ISCAS-91).Singapore:1991,3(2):25-30.
  • 6刘小荣.级联编码及FPGA的实现[J].无线电技术(上海),2003(1):83-89. 被引量:2
  • 7梁骏,胡海波,张明.逻辑内建自测移相器的设计与优化[J].电路与系统学报,2004,9(4):103-106. 被引量:2
  • 8Scott F Smith,James F Frenzel.A low-latency multiple clock domain interfacing without alteration of local clocks[C]// IEEE 15th Biennial University/Government/Industry Microelectronics Symposium (UGIM′ 03),June 29-July 2,2003 on the campus of Boise State University.Boise,Idaho:2003,32(2):130-132.
  • 9Lloyd D,Gardside J.A practical comparison of asynchronous design styles[C]//Seventh International Symposium on Asynchronous Circuits and Systems (ASYNC 2001),March 11-14,2001.Salt Lake City:2001:24-28.

二级参考文献5

  • 1阮传概 孙伟编著.近世代数及其应用:第二版[M].北京邮电大学出版社,..
  • 2Hetherington Graham, Fryars Tony, Tamarapalli Nagesh. Logic BIST for Large Industrial Designs: Real Issues and Case Studies [A]. Proc. Of International Test Conference [C]. 1999, 358-367.
  • 3Rajski Janusz, Tamarapalli Nagesh, Tyszer Jerzy. Automated Synthesis of Large Phase Shifters for Built-In Seft-Test [A]. Proc. Of International Test Conference [C]. 1998, 1047-1056.
  • 4Rajski Janusz, Tyszer Jerzy. Design of Phase Shifters for BIST Applications [A]. Proc. VLSI Test Symp. [C]. 1998, 218-224.
  • 5BlahutRE.差错控制码的理论与实践[M].广州:华南理工大学出版社,1988-12..

共引文献14

同被引文献2

引证文献1

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部