期刊文献+

CIG-EM:一种面向通信综合的通信信息图提取方法 被引量:1

CIG-EM:a Communication Information Graph Extraction Approach for Communication Synthesis
下载PDF
导出
摘要 提出通信信息图提取方法CIG-EM,实现了从系统行为级模型到通信信息图(CIG)模型提取的自动设计流程,以帮助系统设计人员在系统设计的早期设计高效的片上通信体系结构·CIG-EM采用层次化控制/数据流图(HCDFG)模型作为系统的内部表示模型,并建立了从系统描述到CIG模型提取的整个设计流程;引入HCDFG模型的扩展M-HCDFG模型表示函数-功能单元和变量-存储器的映射信息,简化了CIG模型提取的过程;提出了3种模型HCDFG,M-HCDFG和CIG之间的转换算法,实现了其自动转换·CIG-EM能够平滑系统设计流程,减少设计周期·利用JPEG解码程序表明CIG-EM方法的正确性和有效性· A communication information graph extraction method (CIG-EM)is proposed, which automates the CIG extraction process from the system behavior model to help system designers construct efficient on-chip communication architecture in the early stage of system design. CIG-EM adopts hierarchical control/data flow graph (HCDFG) as the internal representation, and presents the overall design flow from the system specification to the CIG extraction. Besides, CIG-EM introduces M-HCDFG, the extension of HCDFG, to denote the function-PE and variable-memory mapping information. The automated transformation approaches between the three models, HCDFG, M-HCDFG and CIG are also provided. The methodology can smooth the design flow and shorten the turn-around time greatly. For an experiment, this method is applied to JPEG decoder application to validate its correctness and effectiveness.
出处 《计算机辅助设计与图形学学报》 EI CSCD 北大核心 2006年第11期1748-1752,共5页 Journal of Computer-Aided Design & Computer Graphics
基金 国家自然科学基金(90207017 60236020 90607001)
关键词 通信综合 通信信息图 HCDFG 通信体系结构 communication synthesis communication information graph hierarchical control/data flow graph communication architecture
  • 相关文献

参考文献10

  • 1Cai Lukai,Gajski D.Grouping-based architecture exploration of system-level design[R].Irvine:University of California,2002
  • 2Gasteier M,Munch M,et al.Generation of interconnection topologies for communication synthesis[C] //Proceedings of the Conference on Design,Automation and Test in Europe,Paris,1998:36-43
  • 3Gasteier M,Glesner M.Bus-based communication synthesis in system level[J].ACM Transactions on Design Automation of Electric Systems,1999,4(1):1-11
  • 4Cai Lukai,Gajski D.Channel mapping in system level design[R].Irvine:University of California,2003
  • 5Lahiri K,Raghunathan A,et al.Design space exploration for optimizing on-chip communication architecture[J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2004,23(6):952-961
  • 6Zhu Xingping,Malik S.A hierarchical modeling framework for on-chip communication architectures[C] //Proceedings of International Conference on Computer-Aided Design (ICCAD),San Jose,2002:663-671
  • 7Wu Qiang,Bian Jinian,et al.A hierarchical CDFG as intermediate representation for hardware/software co-design[C] //Proceeding of the International Conference on Communications,Circuits and Systems,Chengdu,2002:1429-1432
  • 8Liu Zhipeng,Bian Jinian,et al.Extension of hierarchical CDFG for high-level SOC system design[J].Computer Engineering and Science,2004,27(4):46-49
  • 9牛亚文,边计年,吴强,薛宏熙.HCDFG-II—面向C语言系统描述的控制/数据流图表示[J].计算机辅助设计与图形学学报,2004,16(11):1547-1552. 被引量:4
  • 10Niu Yawen,Bian Jinian,Wang Haili,et al.AGOM:a novel method of embedded system communication architecture design in system level design[C] //Proceedings of the 10th International Conference on Computer Supported Cooperative Work in Design,Nanjing,2006:324-329

二级参考文献7

  • 1王云峰 吴强 边计年.一种面向SoC设计的层次化CDFG定义 [A]..计算机辅助设计与图形学学术会议论文集[C].,2002.326-329.
  • 2Staunstrup J, Wolf W. Hardware/Software Co-Design: Principles and Practice [M]. Boston: Kluwer Academic Publishers, 1997
  • 3Wolf W. Modern VLSI Design: System-on-Chip Design [M]. 3rd ed. Beijing: Science Press, 2003
  • 4Sabih H, Gerez. Algorithms for VLSI Design Automaton [M]. Chichestor: John Wiley & Sons, 1998
  • 5Kalavade A, Lee E A. The extended partitioning problem: Hardware/software mapping and implementation-bin selection [A]. In: Proceedings of International Workshop on Rapid System Prototyping, Chapel Hill, NC, 1995. 12~18
  • 6Michel A J, Rosien, Gerard J M, et al. Generating a CDFG from C/ C+ + code [A].In: Proceedings of the 3D Progress Workshop on Embedded Systems, Jaarbeurs Utrecht, NL, 2002. 200~202
  • 7Wu Qiang, Wang Yunfeng, Bian Jinian, et al. Graph transformations on CDFG for granularity selection in hardware-software partitioning [A]. In: Proceedings of the 8th International Conference on CAD/Graphics, Macao, 2003. 303~308

共引文献3

同被引文献3

引证文献1

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部