一种基于DSP和FPGA的低频时码接收机设计

A Design of Low Frequency Time-Code Receiver Based on DSP and FPGA

介绍了一种基于数字信号处理器(DSP)和现场可编程门阵列(FPGA)的低频时码接收机的硬件组成,描述了该接收机系统实现时间同步的方法,阐述了DSP和FP-GA的软件设计,给出了测试和仿真结果。该设计方案具有精度高、可靠性强、扩展性好等优点。

The hardware of a low frequency time-code receiver which was designed with FPGA（field programmable gate array）and DSP（digital signal processor）is introduced.The method of realizing the time synchronization for the receiver system is described. The software developed for DSP and FleA is expounded, and the results of test and simulation are presented, The design is characterized by high accuracy, good reliability, fair extensibility, etc.