期刊文献+

一种将静态电流与动态电流相结合的集成电路故障定位算法 被引量:1

Fault localization algorithm combining quiescent current and transient current
下载PDF
导出
摘要 本文提出了一种新的故障定位算法。该算法将静态电流诊断方法与基于小波分析的动态电流诊断方法相结合,并通过模式识别进行决策,实现可精确到电路元件的CMOS集成电路多故障定位。经过仿真实验证明,该算法的可行性和有效性。 A novel algorithm for fault localization using quiescent current and transient current is presented. The algorithm is realized by combining quiescent current diagnosis and transient current diagnosis based on wavelet transform. After classification of the potential faults with pattern recognition, the actual faults can be located accurately and effectively. Simulation experiments prove that the proposed algorithm is feasible and effective.
作者 樊艳 徐红兵
出处 《仪器仪表学报》 EI CAS CSCD 北大核心 2006年第11期1509-1512,共4页 Chinese Journal of Scientific Instrument
关键词 静态电流 动态电流 多故障定位 小波分析 模式识别 quiescent current transient current multi-fault localization wavelet transform pattern recognition
  • 相关文献

参考文献9

  • 1张兰,徐红兵.一种新的Iddq故障定位算法研究[J].电子科技大学学报,2004,33(2):133-136. 被引量:10
  • 2ZHOU J M, XU H B, WANG H J. A novel fault diagnosis based on wavelet transform of Iddt waveform[J]. ICCCAS, 2004:1320-1324.
  • 3MUHAMMAD K, ROY K. Fault detection and location using idd waveform analysis[J]. IEEE Design and Test of Computers, 2001, 18(1): 42-49.
  • 4THIBEAULT C. Detection and location of faults and defects using digital signal processing[J], in IEEE VLSI Test Symp., 1995: 262-267.
  • 5BHUNIA S, ROY K, SEGURA J. A novel wavelet transform based transient current analysis for fault detection and localization[J]. DAC2002, 2002: 361-366.
  • 6PLUSQUELLIC J, CHIARULLI D, LEVITAN S.Digital integrated circuit testing using transient signal analysis[C]. In Proceedings of international Test Con-ference, 1996:481-490.
  • 7AMINIAN F, AMINIAN M. Fault diagnosis of analog circuits using bayesian neural net-works with wavelet transform as preprocessor [J]. In Journal of Electronic Testing: Theory and Applications, 2001: 29-36.
  • 8闵应骅.CMOS电路电流测试综述[J].计算机研究与发展,1999,36(2):129-133. 被引量:13
  • 9SODEN J M. IDDQ testing: A review[J]. Journal of Electronic Testing. Theory and Applications, 1992, 3(4): 291-304.

二级参考文献16

  • 1[1]Lee T, Chuang W, Hajj I, et al. Circuit-level dictionaries of CMOS bridging faults[C]. In 12th IEEE VLSI Test Symp,CherryHill, NJ, 1994. 386-389
  • 2[2]Henry C, Janusz R. A method of fault analysis for test generation and fault diagnosis[J]. IEEE TRANSACTION on Computer-Aided Design, 1988, 7(7): 813-833
  • 3[3]Thadikaran P, Chakravarty S. Fast algorithms for computing Iddq tests for combinational circuits[C]. In 9th International Conference on VLSI Design, Bangalore, India, 1996. 103-106
  • 4[4]NIGH P, MALY W. Test generation for current testing[J]. IEEE Design and Test of Computer, 1990, 7(1): 26-38
  • 5[5]Chakravarty S, Zachariah S T. STBM: a fast algorithm to simulate Iddq tests for leakage faults[J]. IEEE TRANSACTIONS ON Computer-aided Design of Integrated and Sustems, 2000, 19(5): 568-576
  • 6[6]Chakravarty S, Liu M. Algorithms for Iddq measurement based diagnosis of bridging faults[J]. Journal of Electronic Testing: Theory and Applications, 1992, 3(4): 377-386
  • 7[7]Anne E G, Maly W. Crrent signtures: application[C]. In International Test Conference, Washington D. C., 1997. 156-164
  • 8[8]Chakravarty S, Liu Minsheng. Algorithms for current monitor based diagnosis of bridging and leakage faults[C]. In 29th ACM/IEEE DESIGN Automation Conference, Dallas Texas, 1992. 353-356
  • 9[9]Aitken R C. A Comparison of defect models for fault location with Iddq measuremetns[C]. In International Test Conference, Baltimore, MD, USA, 1993. 1 051-1 059
  • 10[10]Isern E, Figueras J. Iddq test and diagnosis of CMOS circuits[J]. IEEE Design and Test of Computer, 1995, 12(4):60-67

共引文献21

同被引文献14

  • 1王承,陈光,谢永乐.基于小波-神经网络的模拟电路I_(DDT)故障诊断[J].仪器仪表学报,2005,26(11):1106-1108. 被引量:18
  • 2GIELEN G,WANG Z,SANSEN W. Fault detection and input stimulus determination for the testing of analog integrated circuits based on power-supply current monitoring [ D ]. Proc. ICCAD' 94, San Jose, CA, USA, 1994:495-498.
  • 3BELL I M, SPINKS S J, DASILVA J M. Supply currem test of analog and mixed-signal circuits [ J ]. IEE Proc. ,Circuits Devices and Syst. , 1996,143 (6) :399-407.
  • 4FONT J, GINARD J, ISERN E, et al. Oscillation-test tech- nique for CMOS operational amplifiers by monitoring sup- ply current [ J ]. Analog Integr. Circuits Signal Process. , 2002,33 ( 2 ) : 213-224.
  • 5PAPAKOSTAS D K, HATZOPUOLOS A A. Supply cur- rent testing in linear bipolar ICs [ J ]. Electron. Lett. , 1994,30(2) :128-130.
  • 6PAPAKOSTAS D K, HATZOPOULOS A A. Analogue fault identification based on power supply current spectnun [ J ]. Electron. Lett. , 1993,29 ( 1 ) : 118-119.
  • 7PLUSQUELLIC J, SINGH A, PATEL C, et al. Power sup- ply transient signal analysis for defect-oriented test [ J ]. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. , 2003,22 (3) : 370-374.
  • 8PAPAKOSTAS D K, HATZOPOULOS A A. Detection of time delay related faults using Fourier phase components of power supply current[J]. Electron. Lett. ,2004 ,dO(7) :7-8.
  • 9SAHA A, RAHMAN F, AL-MARUR R, et al. Detection and localization of faults in analog integrated circuits by utilizing the combined effect of output voltage gain and phase variation with frequency [ C ]. IEEE Region 10 Conference, 2009,1-5.
  • 10宋国明,王厚军,姜书艳,刘红.一种聚类分层决策的SVM模拟电路故障诊断方法[J].仪器仪表学报,2010,31(5):998-1004. 被引量:24

引证文献1

二级引证文献10

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部