期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

龙芯1号微处理机性能模拟器 被引量：1

Performance Simulator for Godson1 Microprocessor
下载PDF
导出
摘要 性能模拟器是现代微处理器结构设计过程中性能评估的重要工具.它要求灵活性好、运行速度快和准确度高,然而,实现这样一个模拟器除了工作量大之外,还需要相当的设计技巧.通过改造SimpleScalar的sim-outorder,开发了一个针对龙芯1号微处理器结构的性能模拟器,既减小了开发的工作量,又实现了灵活性、速度及准确度三者之间的平衡.实验数据表明,该性能模拟器平均运行速度在200KIPS以上,IPC平均偏差在10%以内. A performance simulator is an important tool to evaluate performance during the microprocessor architecture design. It aims to be flexible, fast and accurate. However,completing such a performance simulator is a hard work,because it is not only a heavy task,but also needs wise schemes. A performance simulator for Godsonl microprocessor has been developed based on the s im-outorder simulator in the SimpleScalar toolsets. In this way, the heavy task is cut down,while flexibility,speed and accuracy can be balanced. It is shown by the experiment that the performance simulator can run at 200 KIPS with IPC deviation less than 10%.
作者 张仕健 张福新 唐志敏
机构地区 中国科学院计算技术研究所系统结构研究室 中国科学院研究生院 中国科学院研究生院
出处 《小型微型计算机系统》 CSCD 北大核心 2006年第12期2317-2320,共4页 Journal of Chinese Computer Systems
基金 中国科学院知识创新工程项目高性能通用CPU芯片研制项目(KGCX2-109)资助 中国科学院知识创新重大项目高性能通用CPU芯片研制项目(KGCX1-SW-09)资助.
关键词 性能模拟器 性能评估 微处理器结构 performance simulator performance evaluation microprocessor architecture
分类号 TP302 [自动化与计算机技术—计算机系统结构]
  • 相关文献

参考文献9

  • 1Bose P,Conte T M.Performance analysis and its impacton design[J].Computer,1998,31(5):41-49.
  • 2Reilly M,Edmonidson J.Performance simulation of an alpha microprocessor[J].Computer,1998,31(5):50-58.
  • 3Moudgill M,Wellman J,Moreno J.Environment for powerPC microarchitecture exploration[J].IEEE Micro,1999,19(3):15-25.
  • 4Austin T,Larson E,Ernst D.SimpleScalar:an infrastructure for computer system modeling[J].Computer,2002,35(2):59-67.
  • 5Rosenblum M,Herrod S A,Witchel E,et al.Complete computer system simulation:the simos approach[J].IEEE Concurrency,1995,3(4):34-43.
  • 6Wunderlich R E,Wenisch T F,Falsafi B,et al.SMARTS:accelerating micorarchitecture simulation via rigorous statistical sampling[C].In:Proc of the 30th annual international symposium on computer architecture.New York:ACM Press,2003.84-97.
  • 7Desikan R,Burger D,Keckler S W.Measuring experimental error in microprocessor simulation[C].In:Proc of the 2001 symposium on software reusability:puttingsoftware reuse in context.New York:ACM Press,2001.266-277.
  • 8Burger D,Austin T D.The simplescalar tool set[J].version 2.0.ACM SIGARCH computer architecture news,1997,25(3):13-25.
  • 9胡伟武,唐志敏.龙芯1号处理器结构设计[J].计算机学报,2003,26(4):385-396. 被引量：53

二级参考文献8

  • 1[1]Divid Patterson,John Hennessy. Computer Architecture: A Quantitative Approach. Morgan Kaufmann Publishers, 1996
  • 2[2]Kessler R. The Alpha 21264 Microprocessor. IEEE Micro, 1999,19(2): 24～36
  • 3[3]Kenneth Yeager. The MIPS R10000 Superscalar Microprocessor. IEEE Micro, 1996,16(2): 28～41
  • 4[4]Tim Horel, Gary Lauterbach. UntraSparc-III: Designing Third-Generation 64-bit Performance. IEEE Micro, 1999,19(3): 73～85
  • 5[5]Ashok Kumar. The HP PA-8000 RISC CPU. IEEE Micro, 1997,17(2): 27～32
  • 6[6]Joel Tendler, Steve Dodson, Steve Fields, Hung Le, Balaram Sinharoy. Power4 System Microarchitecture. IBM Technical White Paper, 2001
  • 7[7]Huck J et al. Introducing the IA-64 Architecture. IEEE Micro, 2000,20(5): 12～23
  • 8[8]Glenn Hinton, Dave Sager, Mike Upton, Darrell Boggs, Doug Carmean, Alan Kyker, Patrice Roussel. The Microarchitecture of the Pentium 4 Processor. Intel Technology, 2001

共引文献52

同被引文献13

  • 1Quach N.High availability and reliability in the ITANIUM processor.IEEE Micro,2000,20(5):61-69.
  • 2Gaisler J.A portable and fault-tolerant microprocessor based on the SPARC v8 architecture//Proceedings of the International Conference on Dependable Systems and Networks.Washington,USA,2002:409-415.
  • 3Siegel T J et al.IBM's S/390 G5 microprocessor design.IEEE Micro,1999,19(2):12-23.
  • 4Ray J,Hoe J C,Falsafi B.Dual use of superscalar datapath for transient-fault detection and recovery//Proceedings of the 34th ACM/IEEE International Symposium on Micro-Archi-tecture.Austin,Texas,USA,2001::214-224.
  • 5Qureshi M K,Mutlu O,Patt Y N.Micro-architecture-based introspection:A technique for transient-fault tolerance in microprocessors//Proceedings of the International Conference on Dependable Systems and Networks.Yokohama,Japan,2005:434-443.
  • 6胡伟武,唐志敏,冯雷.基于操作队列复用的指令流水线系统和方法.中国科学院计算技术研究所,北京:技术报告01141495.2,2003.
  • 7Guthaus M R,Ringenberg J S et al.Mibench:A free commercially representative embedded benchmark suite//Proceedings of the International Workshop on Workload Characterization.Austin,Texas,USA,2001:3-14.
  • 8Lai S C,Lu S L et al.Ditto processor//Proceedings of the International Conference on Dependable Systems and Networks.Washington,USA,2002:525-534.
  • 9Nickel J B,Somani A K.REESE:A method of soft error detection in microprocessors//Proceedings of the International Conference on Dependable Systems and Networks.Goteborg,Sweden,2001:401-410.
  • 10Sato T.Exploiting instruction redundancy for transient fault tolerance//Proceedings of the 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.Boston,Massachusetts,USA,2003:547-554.

引证文献1

二级引证文献1

小型微型计算机系统
2006年 第12期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部