期刊文献+

Test Time Minimization for Hybrid BIST of Core-Based Systems

Test Time Minimization for Hybrid BIST of Core-Based Systems
原文传递
导出
摘要 This paper presents a solution to the test time minimization problem for core-based systems. We assume a hybrid BIST approach, where a test set is assembled, for each core, from pseudorandom test patterns that are generated online, and deterministic test patterns that are generated off-line and stored in the system. In this paper we propose an iterative algorithm to find the optimal combination of pseudorandom and deterministic test sets of the whole system, consisting of multiple cores, under given memory constraints, so that the total test time is minimized. Our approach cmploys a fast estimation methodology in order to avoid exhaustive search and to speed-up the calculation process. Experimental results have shown the efficiency of the algorithm to find near optimal solutions. This paper presents a solution to the test time minimization problem for core-based systems. We assume a hybrid BIST approach, where a test set is assembled, for each core, from pseudorandom test patterns that are generated online, and deterministic test patterns that are generated off-line and stored in the system. In this paper we propose an iterative algorithm to find the optimal combination of pseudorandom and deterministic test sets of the whole system, consisting of multiple cores, under given memory constraints, so that the total test time is minimized. Our approach cmploys a fast estimation methodology in order to avoid exhaustive search and to speed-up the calculation process. Experimental results have shown the efficiency of the algorithm to find near optimal solutions.
出处 《Journal of Computer Science & Technology》 SCIE EI CSCD 2006年第6期907-912,共6页 计算机科学技术学报(英文版)
基金 Supported by the Estonian Science Foundation grants G6829 and G5910, Enterprise Estonia project Technology Development Centre ELIK0, and the Swedish Foundation for Strategic Research (SSF) under the Strategic Integrated Electronic Systems Research (STRINGENT) program.
关键词 SoC SELF-TEST hybrid BIST SoC, self-test, hybrid BIST
  • 相关文献

参考文献15

  • 1Murray B T, Hayes J P. Testing ICs: Getting to the core of the problem. IEEE Computer, Nov. 1996, 29(11): 32-39.
  • 2Garg M, Basu A, Wilson T C et al. A new test scheduling algorithm for VLSI systems. In Proc. CSI/IEEE Symposium on VLSI Design, New Delhi, 1991, pp.148-153.
  • 3Zorian Y. A distributed BIST control scheme for complex VLSI devices. In Proc. IEEE VLSI Test Symposium (VTS'93), Atlantic City, NJ, 1993, pp.4-9.
  • 4Chou R, Saluja K, Agrawal V. Scheduling tests for VLSI systems under power constraints. IEEE Trans. VLSI Systems, June 1997, 5(2): 175-185.
  • 5Chakrabarty K. Test scheduling for core-based systems. In Proc. IEEE/ACM Int. Conf. Computer Aided Design (ICCAD'99), San Jose, CA, 1999, pp.391-394.
  • 6Sugihara M, Date H, Yasuura H. Analysis and minimization of test time in a combined BIST and external test approach. In Proc. Design, Automation & Test in Europe Conference (DATE 2000), Paris, 2000, pp.134-140.
  • 7Muresan V, Wang X, Muresan V et al. A comparison of classical scheduling approaches in power-constrained block-test scheduling. In Proc. IEEE Int. Test Conference (ITC'2000), Atlantic City, NJ, 2000, pp.882-891.
  • 8Chakrabarty K. Test scheduling for core-based systems using mixed-integer linear programming. IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, Oct. 2000, 19(10): 1163-1174.
  • 9Larsson E, Peng Z. An integrated framework for the design and optimization of SoC test solutions. Journal of Electronic Testing; Theory and Applications (JETTA), Special Issue on Plug-and-Play Test Automation for System-on-a-Chip, Aug. 2002, 18(4/5): 385-400.
  • 10Zorian Y, Marinissen E J, Dey S. Testing embedded core-based system chips. In Proc. IEEE Int. Test Conf. (ITC'98), Washington DC, 1998, pp.130-143.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部