期刊文献+

数字IP芯核的多特征比较内建自测试方法(英文) 被引量:2

Built-In-Self-Test Based on Multiple Signature Comparison for Digital IP Cores
下载PDF
导出
摘要 由于不确知那些不属于IP芯核测试集的测试矢量的无故障响应,造成在伪随机测试下测试者无法获取被测IP芯核的无故障特征,上述事实构成了测试数字IP芯核的挑战之一。基于多特征检验原理,研究了适用于数字IP芯核的内建自测试(B IST)实现方法———MSCB IST。分析了多特征比较的故障混叠概率,并给出了其近似值。通过执行芯片上的多特征检查,显著降低了故障的潜隐性。MSCB IST无需存储多个无故障特征,支持并行的测试和特征检查,可以显著减少功能测试中的测试时间和降低故障混叠的概率。MSCB IST既可以用于确定性测试,也可以用于伪随机测试。 Due to the unavailability of fauh-free test response corresponding to test pattern which does not belong to test set of IP core, the fault-free signature of Intellectual Property (IP) cores under pseudorandom test is unknown to test developers. Such circumstance poses one of test challenges to IP cores. MSCBIST, one hardware implementation methodology of Built-In-Self-Test (BIST) applicable to digital IP cores was studied based on the principle of multiple signature checking. Fault aliasing probability of multiple signature comparison was analyzed and its approximate value was estimated. By performing on-chip multiple intermediate signature checking, detection latency is decreased significantly. MSCBIST supports parallel signature check without storing multiple fault-free signature on a chip and allows testing and signature comparison to occur concurrently. It was showed that such a test method gives rise to significant improvements in test application time and aliasing probability during functional testing. MSCBIST is applicable both to deterministic test and to pseudorandom test of digital IP cores.
出处 《四川大学学报(工程科学版)》 EI CAS CSCD 北大核心 2006年第6期153-158,共6页 Journal of Sichuan University (Engineering Science Edition)
基金 国家自然科学基金资助项目(90407007)
关键词 IP芯核 内建自测试 伪随机测试 测试响应压缩 Intellectual Property (IP) cores Built-In-Self-Test (BIST) pseudorandom test test response compression
  • 相关文献

参考文献6

  • 1Abdula M F,Ravikumar C P,Kumar A.Built-In-Self-Test based on multiple on-chip signature checking[J].Journal of Electronic Testing:Theory and Application (JETTA),1999,14:227-244.
  • 2Karimi F,Navabi Z,Meleis W M,et al.Using data compression in automatic test equipment for system-on-chip testing[J].IEEE Transactions on Instrumentation and Measurement,2004,53(2):308-317.
  • 3Pradhan D K,Gupta S K,Karpovsky M G.Aliasing probability for multiple input signature analyzer[J].IEEE Transaction on Computers,1990,39(4):586-591.
  • 4Edirisooriya G,Edirisooriya S,Robinson J P.Time and space correlated error in signature analysis[C].IEEE 11th International Conference on VLSI Test Symposium,Califonia,USA,1993:275-281.
  • 5Pullman N J.Matrix theory and it's application:selected topics[M].New York and Basel:Marcel Dekker Inc,1976.
  • 6Touba N A,McCluskey E J.Bit-fixing in pseudorandom sequences for scan BIST[J].IEEE Transaction on Computer-Aided Design,2001,20(4):545-555.

同被引文献12

  • 1BISWAS S,RAS S R,PETRIU E M.Space compactor design in VLSI circuits based on graph theoretic con-cepts[J].IEEE Trans.Instrum.Meas.,2006,55(4):1106-1118.
  • 2ZHAO Jian-wu,SHI Yi-bing,LI Yan-jun.Aliasing probability for single input linear feedback signature regis-ters[C]// The Eighth International Conference on Electronic Measurement and Instruments.Xi'an:Journal of Electronic Measurement and Instrument,2007.
  • 3ELSAHOLY M S.Exact analytical model for the AEP of control signals[J].IEEE Proc-Circuits Devices Syst.,2002,149(4):212-216.
  • 4DAS S R.Getting errors to catch themselves self-testing of VLSI circuits with built-in hardware[J].IEEE Trans.Instrum.Meas.,2005,54(3):941-954.
  • 5Varaprasad B K S V L,Patnaik L M,Jamadagni H S,et al.A new ATPG technique (Expotan) for testing analog circuits[J].IEEE Transaction on Computer-Aided Design of Integrated Circuits and Systems,2007,26(1):189-196.
  • 6Guo Zhen,Savir J.Coefficient-based test of parametric faults in analog circuits[J].IEEE Transactions on Instrumentation and Measurement,2006,55(1):150-157.
  • 7Slamani M,Kaminska B.Multifrequency analysis of faults in analog circuits[J].IEEE Design & Test of Computers,1995,12(2):70-80.
  • 8Sunil R D,Jila Z,Satyendra B,et al.Testing analog and mixed-signal circuits with built-in hardware-a new approach[J].IEEE Transaction on Instrumentation and Measurement,2007,56(3):840-855.
  • 9Prasad V C,Babu N S C.Selection of test nodes for analog fault diagnosis in dictionary approach[J].IEEE Transactions on Instrumentation and Measurement,2000,49(6):1289-1297.
  • 10Paulo S R D,Eduardo A B S,Sergio L N.数字信号处理系统分析与设计[M].门爱东,杨波,全子一,译.北京:电子工业出版社,2004.

引证文献2

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部