期刊文献+

基于子图同构的子电路提取算法 被引量:2

Subcircuit Extraction Algorithm Based on Subgraph Isomorphism
下载PDF
导出
摘要 从门级到功能模块级的子电路提取问题在大规模集成电路计算机辅助设计领域有广泛地应用,提出了基于子图同构的方法来解决该问题。针对子电路的特征,选择辐射路匹配和赋标号算法之一作为搜索的主算法。尽管子图同构问题是NP完全问题,算法对实际的电路是快速的,满足工程需要。 Subcircuit extraction problem from gate level to function level arises in many contexts in VLSI computeraided design.From the viewpoint of subgraph isomorphism,we proposed a high performance algorithm to solve it.Based on the features of the subcircuit,radiate path matching or labeling algorithm may be chosen for searching.Although Subgraph Isomorphism problem is known to be NP-complete,our solution is very fast in practice for real circuits.
出处 《计算机工程与应用》 CSCD 北大核心 2006年第34期185-187,共3页 Computer Engineering and Applications
关键词 子电路提取 子图同构 辐射路匹配 赋标号算法 subcircuit extraction subgraph isomorphism radiate path matching labeling algorithm
  • 相关文献

参考文献14

  • 1BOEHNER M.LOGEX-an automatic logic extractor from transistor to gate level for CMOS technology[C]//Proc IEEE/ACM Design Automation Conference.Anaheim,1988:517-522.
  • 2KUNDU S.GateMaker:A transistor to gate level model extractor for simulation,automatic test patter generation and verification[C]//Proc International Test Conference.Washington,1998:372-381.
  • 3OHLRICH M,EBELING C,GINTING E.SubGemini:Identifying subcircuits using a fast subgraph isomorphism algorithm[C]//Proc IEEE/ACM Design Automation Conference.Dallas,1993:31-37.
  • 4RUBANOV N.SubIslands:The probabilistic match assignment algorithm for subcircuit recognition[J].IEEE Transactions on CAD of Integrated Circuits and Systems,2003,22 (1):26-38.
  • 5EBELING C,ZAJICEK O.Validating VLSI circuit layout by wirelist comparison[CJ//Proceedings of the Conference on Computer Aided Design (ICCAD),1983:172-173.
  • 6AHO A V,HOPCROFI J E,ULLMAN J D.The design and analysis of computer algorithm[M].Boston,Massachusetts:Addison Wesley,1974.
  • 7HOPCROFT F,WONG J.Linear time algorithm for isomorphism of planar graphs[C]//Proceedings of the Sixth Annual ACM Symposium on Theory of Computing.seattle,1974:172-184.
  • 8LUKS E M.Isomorphism of Graphs of bounded valence can be tested in polynomial time[J].Journal of Computer System Science,1982,25:42-65.
  • 9READ R C,CORNEIL D G.The graph isomorphism disease[J].Journal of Graph Theory,1977,1:339-363.
  • 10CORNEIL D G,GOTLIEB C C.An efficient algorithm for graph isomorphism[J].Journal of the Association for Computer Machinery,1970,17 (1):51-64.

共引文献1

同被引文献17

  • 1廖慧芬,马书月.算法设计中递归转为非递归探讨[J].九江学院学报(自然科学版),2005,20(4):14-16. 被引量:1
  • 2郎荣玲,秦红磊,路辉.集成电路中的规则性提取算法[J].计算机学报,2006,29(4):597-601. 被引量:2
  • 3李长青,汪雪林,彭思龙.辐射路匹配:从门级到功能模块级的子电路提取算法[J].计算机辅助设计与图形学学报,2006,18(9):1377-1382. 被引量:9
  • 4Ohlrich M, Ebeling C, Ginting E, et al.SubGemini : identi- fying subcircuits using fast subgraph isomorphism algo- rithm[C]//30th ACM/IEEE Conf, 1993 : 31-37.
  • 5Rubanov N.Sublslands: the probabilistic match assignment algorithm for subcircuit recognition[J].IEEE Trans on Computer Aided Design, 2003,22 ( 1 ) : 26-38.
  • 6Yang L, Shi C J R.FROSTY: a program for fast extraction of high-level structural representation from circuit de- scription for industrial CMOS eircuits[J].Integration, the VLSI Journal, 2006,39(4) : 311-339.
  • 7Ebeling C, Zajicek O.Validating VLSI circuit layout by wirelist comparison[C]//Proceedings of the Conference on Computer Aided Design,IEEE(ICCAD),Santa Clara, 1983 : 172-173.
  • 8Hansen M, Yalcin H, Hayes J EUnveiling the ISCAS-85 benchmarks: a ease study in reverse engineering[J]. IEEE Design & Test of Computers,1999:72-80.
  • 9Brglez F, Fujiwara H.A neutral netlist of 10 combina- tional benchmark circuits[C]//Proc IEEE Int'l Symp Cir- cuits and Systems, Piscataway, N J, 1985 : 695-698.
  • 10Rosiello P E, Ferrandi F, Pandini D, et al.A Hash-based approach for functional regularity extraction during logic synthesis[C]//IEEE Computer Society Annual Sympo- sium on VLSI.New York: IEEE, 2007: 92-97.

引证文献2

二级引证文献5

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部