期刊文献+

一种新型高线性度MOS采样开关 被引量:5

A Novel Sampling Switch with Improved Linearity
下载PDF
导出
摘要 提出了一种提高MOS采样开关线性度的新方法。通过采用电阻分压电路实现一个处于线性工作状态的“复制”MOS管,使其与采样MOS管具有相同的阈值电压。较之传统栅压自举开关,此新型MOS采样开关能够消除由于阈值电压随输入信号变化所产生的非线性。基于Char-tered 0.35μm标准CMOS工艺设计的新型采样开关,在输入信号为30 MHz正弦波,峰-峰值为1V,采样时钟频率为80 MHz时,无杂散动态范围达到了110 dB,较之自举采样开关提高了12 dB左右;同时,导通电阻的变化减小了90%。 A novel technique is proposed to improve the linearity of MOS sampling switch (SW) by generating a replica transistor with the same threshold voltage as the sampling transistor. The replica transistor is forced to oper ate in the triode region by means of resistive voltage divider. The effectiveness of this technique has been demonstrated by a prototype design of a sampling switch in 0. 35μm standard CMOS process, Sampled at 80 MS/s, the proposed switch in differential mode has a spurious free dynamic range (SFDR) of 110 dB for a 30 MHz and Vp-p = 1 V input signal, which is about 12 dB over the conventional switch. And the on-resistance variation is reduced by 90%.
出处 《微电子学》 CAS CSCD 北大核心 2006年第6期774-777,781,共5页 Microelectronics
关键词 模数转换器 采样开关 非线性 无杂散动态范围 Analog-to-digital converter Sampling switch Nonlinearity SFDR
  • 相关文献

参考文献6

  • 1Allen P E,Holberg D R,Razavi.CMOS Analog Circuit Design[M].New York:Holt,Rinehart and Winston,1987.
  • 2Todd L B,David H R,Daniel F K,et al.A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR[J].IEEE J Sol Sta Circ,1997,32(12):1896-1906.
  • 3Andrew M A,Paul R G.A 1.5-V 10-bit 14.3 MS/s CMOS pipeline analog-to-digital converter[J].IEEE J Sol Sta Circ,1999,34(5):599-606.
  • 4Dessouky M,Kaiser A.Input switch configuration suitable for rail-to-rail operation of switched opamp circuits[J].Elec Lett,1999,35(1):8-10.
  • 5Troutman P R.VLSI limitations from drain-induced barrier lowering[J].IEEE Trans Elec Dev,1979,26(4):461-469.
  • 6Sze S M.Physics of Semiconductor Devices[M].New York:John Wiley & Sons,1981.

同被引文献31

  • 1李志远,王永生.一种低噪声轨对轨输入CMOS运算放大器的设计[J].电子器件,2007,30(6):2023-2027. 被引量:1
  • 2郑晓燕,王江,仇玉林.低电压低功耗CMOS采样保持电路[J].电子器件,2006,29(2):318-321. 被引量:3
  • 3ABO A M, GRAY P R. A 1. 5-V, 10-h, 14. 3-MS/s CMOS pipeline analog-to-digital converter [J]. IEEE J Sol Sta Circ, 1999, 34(5): 599-606.
  • 4ANNEMA A J, NAUTA B, VAN LANGEVELDE R, et al. Analog circuits in ultra-deep-submicron CMOS [J]. IEEE J Sol Sta Circ, 2005, 40(1): 132- 143.
  • 5ARIAS J, BISBAL D, PABLO J S, et al. Low power pipelined ADC design for wireless LANs [C] // Design of Circuits and Integrated Systems. 2003:399- 404.
  • 6MEHR I, SINGER L. A 55-mW, 10-bit, 40-Msample/s Nyquist rate CMOS ADC [J]. IEEE J Sol Sta Circ, 2000, 35(3): 318-325.
  • 7LEWIS S H, GRAY P R. A pipelined 5-Msample/s 9- bit analog-to-digital converter [J]. IEEE J Sol Sta Circ, 1987, 22(12): 954-961.
  • 8MIN B M, KIM P, BOWMAN F W, et al. A 69-mW 10-bit 80-MSample/s pipelined CMOS ADC[J]. IEEE J Sol Sta Circ, 2003, 38(12): 2031-2039.
  • 9RAZAVI B. Design of analog CMOS integrated circuits [M]. International edition. Singapore: McGraw- Hill Book Co. Singapore, 2001: 100-369.
  • 10SUMANEN L, WALTARI M, HALONEN K A. A 10-bit 200-MS/s CMOS parallel pipeline A/D converter [J]. IEEEJ Sol Sta Circ, 2003, 36(7): 1048-1055.

引证文献5

二级引证文献3

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部