2Jia L, Gao Y, Tenhunen H. Efficient VLSI implementation of radix-8 FFT algorithm[A]. Proceedings of the 1999 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing[C]. Victoria, BC, USA: IEEE,1999.468～471.
3Jia Lihong,Gao Yonghong,Tenhunen H.A pipelined shared-memory architecture for FFT processors[A]. 42nd Midwest Symposium on Circuits and Systems[C].2000,(2):804～807.
4Wu Wei, Chin Shu-Shin, Hong Sangjin. A coarse-grained FPGA architecture for reconfigurable baseband modulator/demodulator[A]. Conference Record of the Thirty-Sixth Asilomar Conference on Signals, Systems and Computers[C]. 2002,(2):1613～1618.
5Sansaloni T, Pe′rez-Pascual A, Valls J. Area-efficient FPGA-based FFT processor[J]. Electronics Letters,2003,(39):1369～1370.
6Chang Yun-Nan, Parhi K K. An efficient pipelined FFT architecture[J]. IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2003,(50):322～325.
7Moon Sang-Chul,Park In-Cheol.Area-efficient memory-based architecture for FFT processing[A]. Proceedings of the 2003 IEEE International Symposium on Circuits and Systems[C]. Bangkok, Thailand: IEEE,2003.101～104.
8Uzun I S, Amira A, AhmedSaid A, et al. Towards a general framework for an FPGA-based FFT coprocessor[A]. Proceedings Seventh International Symposium on Signal Processing and Its Applications[C]. Paris, France:IEEE,2003.617～620.
9Bingham J A C. Multicarrier Modulation for Data Transmission: An Idea Whose Time Has Come[J]. IEEE Commun. Mag., 1990, 28(5): 5-14.
10Son B S, Jo B G, Sunwoo M H, et al. A High-Speed FFT Processor for OFDM Systems[C]. ISCAS., 2002. 281-284.
