期刊文献+

基于ADSP的视频SoC验证方案及其接口的设计 被引量:2

Video SoC verification scheme based on ADSP and the design of its interface
下载PDF
导出
摘要 视频SoC规模的飞速增长,给FPGA验证带来了很大的挑战,大容量的外部SDRAM以及更多的外设模块的采用,不但增加了硬件的复杂度,也给相应驱动程序的调试带来了很大的难度。为了全面有效地进行FPGA验证,提出了一种在SoC验证平台中利用ADSP-BF 537作为处理器的验证方案,并重点介绍了ADSP外部M em ory总线和SoC系统总线(AHB)转换模块的设计。该方案已成功运用于视频SoC的验证系统中,既降低了开发成本,又提高了系统验证的效率和功能的完整性。 The fast development of video SoC has brought big challenges to FPGA verification. The utilization of large capacity of external SDRAMs and substantive peripheral modules not only increases the complexity of the hardware, but also causes difficulties in debugging driver programs. To verify the function completely and effectively, an improved scheme of SoC verification platform is presented, in which ADSP-BF537 is used as its processor. The interface module converting ADSP external memory bus to SoC system bus (AHB) is discussed. This scheme has been successfully implemented in video SoC verification system.
出处 《桂林电子科技大学学报》 2006年第6期460-463,共4页 Journal of Guilin University of Electronic Technology
关键词 视频SoC FPGA 验证平台 ADSP-BF537 AHB video SoC FPGA verification platform ADSP-BF537 AHB
  • 相关文献

参考文献6

  • 1Analog Device Inc. Getting Started With Blackfin Processor,Revision 2.0[EB/OL]. [2006-12-06] http://www. analog.com/UploadedFiles/Assoclated_Does/59930206865030blk_ug_40_web. pdf.
  • 2Analog Device Inc. ADSP-BF537 Blackfin Processor Hardware Reference, Revision 2.0 [EB/OL]. [2006-12-06] http://www. analog. com/UploadedFiles/Associated_Docs/4Z06716165649BF537_HRM_whole_book_o. pdf.
  • 3Analog Device Inc. ADSP-BF53x/BF56x Blackfin Processor Programming Reference, Revision 1.0[EB/OL]. [2006-12-06]http://www. analog.com/UploadedFiles/Assoclated_Docs/140190242Blackfin_PRM. pdf.
  • 4ARM Limited. AMBA Specification, Revision 2.0 [EB/OL].[2006-12-06] http://www. gaisler.com/doc/amba. pdf.
  • 5ZEIDMAN BOB. Designing with FPGAs &. CPLDs [M].Lawrence(KS): CMP Books, 2002: 68-75.
  • 6Altera Corp. Stratixll Device Handbook, Volume 1 [EB/OL].[2006-12-06] http://www.altera. com. cn/literapture/hb/stx2gx/stxiigx_sli5v1. pdf.

同被引文献24

  • 1方祥圣,梁华国,曹先霞.一种低功耗SoC芯片的综合BIST方案[J].计算机工程,2006,32(15):245-246. 被引量:5
  • 2何庆元,韩传久,莫建文,张彤.一种速度更快的粒子群优化算法[J].桂林电子科技大学学报,2007,27(1):10-13. 被引量:1
  • 3王灵芝,林培杰,黄春晖.FPGA的配置及其接口电路的设计[J].电子测量与仪器学报,2007,21(2):109-112. 被引量:20
  • 4李阳,刘政林,汤加跃,邹雪城,李宗林.一种新型多媒体SoC验证平台原理及其实现[J].微电子学,2007,37(2):189-193. 被引量:2
  • 5GIRARD P.Survey of Low Power Testing of VLSI Circuits[J].IEEE Design and Test of Computer,2002,26(1)180-90.
  • 6SUGIHARA M,DATE H.YASUURA H.A novel test methodology for core-based system LSIs and a testing time minimization problem[C]//Proc.Int.Test Conf.1998.
  • 7LARSSON E.PENG Z.An integrated system-on-chip test framework[C]//Proc.DATE Conf.,2001.
  • 8CHAKRABARTY K.Optimal test access architectures for sys-tem-on-a-chip[J].ACM Trans.Design Automation of Elec-tronic System,2001,6(1)126-49.
  • 9IYENGAR V,CHAKRABARTY K.Test bus sizing for sys-tem-on-a-chip[J].IEEE Trans.Computers,2002,s1; 449-459.
  • 10IYENGAR V.CHAKRABARTY K,MARINISSEN E J.Test wrapper and test access mechanism co-optimization for system-on-chip[C]//Proc.Of Int'l Test Conf..Baltimore;IEEE Press.2001.

引证文献2

二级引证文献21

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部