期刊文献+

基于可进化硬件的容错技术及其原理 被引量:6

The Fault Tolerance Technique and Theory Based on Evolvable Hardware
下载PDF
导出
摘要 可进化硬件容错技术是一种模仿生物进化过程的容错方法,现已成为世界各国容错计算技术领域新的研究方向。可进化硬件不是采用传统的静态冗余技术,而是利用其本身固有的特性实现容错。重点论述可进化硬件技术的2个基本要素,并分析其实现容错的原理。 Evolvable hardware (EHW) fault tolerance technique is a novel method that emulate the evolutionary process of biology, which has become a new research aspect in the field of fault tolerance computing technology all over the world. EHW implements fault tolerance not by means of static redundancy technology but the intrinsic feature of itself, This paper emphatically discusses two elementary factors of EHW, and analyzes the theory of EHW-implemented fault tolerance.
作者 龚健 杨孟飞
出处 《航天控制》 CSCD 北大核心 2006年第6期72-76,80,共6页 Aerospace Control
关键词 可进化硬件 容错 进化算法 遗传算法 可编程器件 Evolvable Hardware ( EHW ) Fault Tolerance (FT) Evolutionary Algorithm (EA) Genetic Algorithm (GA) Programmable Device
  • 相关文献

参考文献7

  • 1A Thompson.Evolving Fault Tolerant Systems[C].Genetic Algorithm in Engineering Systems:Innovations and Applications,IEE,12 ~ 14 September 1995:524 ~ 529.
  • 2Stefatos E F,Arslan T.An Efficient Fault-Tolerant VLSI Architecture Using Parallel Evolvable Hardware Technology[C].Proceedings of The 2004 NASA/DoD Conference on Evolvable Hardware,IEEE,24 ~26 June 2004:93~107.
  • 3Tyrrell A M,Krohling R A,Zhou Y.Evolutionary Algorithm for the Promotion of Evolvable Hardware[C].IEE Proceedings-Computers and Digital Techniques,18 July2004.151(4):267 ~275.
  • 4Tetsuya Higuchi,Masahiro Murakawa,Masaya Iwata.Evolvable Hardware at Function Level[C].IEEE International Conference on Evolutionary Computation,13 ~16 April 1997:187 ~192.
  • 5Didier Keymeulen,Ricardo Salem Zebulum,Yili Jin,Adrian Stoica.Fault-Tolerant Evolvable Hardware Using Field-Programmable Transistor Arrays[J].IEEE Transactions on Reliability,Sept.2000.49(3):305 ~316.
  • 6赵曙光,杨万海.基于典型结构的电路自适应进化设计新方法[J].电路与系统学报,2003,8(2):113-115. 被引量:6
  • 7Streeter M J,Keane M A,Koza J R.Automatic Synthesis using Genetic Programming of Both the Topology and Sizing for Five Post-2000 Patented Analog and Mixed Analog-digital Circuits[C].Southwest Symposium on MixedSignal Design,IEEE,23 ~ 25 Feb 2003:5 ~ 10.

二级参考文献1

共引文献5

同被引文献31

引证文献6

二级引证文献12

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部