期刊文献+

可重组多功能大数运算器的小规模硬件实现

Small-scale hardware implementation of reconfigurable multifunctional large number calculators
下载PDF
导出
摘要 提出了一种面积优先的多功能、可重组的大数值运算器设计方法.基于简单的加法操作,采用扫描链控制、迭代调用等方法对设计进行优化,实现了14种基本的大数运算功能.每种功能支持的规格从8位至2048位,给安全芯片用户提供了极大的灵活性,显著减小了代码的开发周期和成本.由于多种功能尽量复用相同的逻辑资源,本设计在满足体系运算速度的前提下,规模只有13887门,完全满足安全芯片面积优先的设计约束. An area-first design method for multifunctional and reconfigurable large number calculators was brought forward. Based on the addition algorithm, the design was optimized by the method of scan chain control and iterative invoke and realized 14 kinds of large-number operations such as addition, subtraction, multiplication, division, module addition, module multiplication, module exponential, etc. Every operation supported the data length from 8 bits to 2 048 bits, which afforded security chip users' maneuverability, and reduced the time and cost of coding remarkably. Under the speed restriction of architecture, operations reused the same logic units as possible and the design just contained 13 887 gats, which could meet the requirement of area-first design completely.
出处 《北京科技大学学报》 EI CAS CSCD 北大核心 2006年第12期1202-1206,共5页 Journal of University of Science and Technology Beijing
关键词 运算器 运算功能 安全芯片 硬件设计 calculator calculation function security chip hardware design
  • 相关文献

参考文献6

  • 1GroBschadl J.High-speed RSA hardware based on Barrett's modular reduction method∥Proceedings of Cryptographic Hardware and Embedded Systems (CHES 2000).Germany:Springer-Verlag Press,2000:191
  • 2Walter C D.Montgomery's multiplication technique:How to make it smaller and faster∥Proceedings of Cryptographic Hardware and Embedded Systems (CHES 1999).Germany:Springer-Verlag Press,1999:136
  • 3Li Y M,Chu W M.A New non-restoring square root algorithm and its VLSI implementations∥Proceedings of International Conference on Computer Design-VLSI in Computers and Processors.Texas:IEEE Computer Sociaty Press,1996:538
  • 4Wu C H,Hong J H,Wu C W.RSA cryptosystem design based on the Chinese remainder theorem∥Proceedings of Asia South Pacific Design Automation Conference 2001 (ASP-DAC 2001).New York:IEEE Press,2001:391
  • 5McIvor C,McLoone M.Fast Montgomery modular multiplication and RSA cryptographic processor architectures∥Proceedings of 37th Asilomar Conference on Signals,Systems and Computers.New York:IEEE Press,2003:379
  • 6Kwon T W.Two implementation methods of a 1024 bit RSA cryptoprocesor based on modified Montgomery algorithm∥Proceedings of the 2001 IEEE International Symposium on Circuits and Systems (ISCAS 2001).New York:IEEE Press,2001:650

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部