期刊文献+

亚波长光刻离轴照明和次分辨率辅助图形技术 被引量:2

Off-Axis Illumination and Sub-Resolution Assistance Feature Technology for Sub-Wavelength Lithography
下载PDF
导出
摘要 讨论了亚波长光刻条件下的离轴照明和次分辨率辅助图形两种分辨率的增强技术,分析了两种技术的原理,利用光刻模拟软件,针对不同线宽的稀疏线条,对添加次分辨率辅助图形前后的光刻仿真结果进行了对比.研究结果表明,离轴照明技术和次分辨率辅助图形的结合使用,可以显著提高亚100纳米级版图线条的光刻分辨率,增大工艺窗口,降低版图成像对生产工艺参数的要求,对于解决亚波长光刻所带来的亚100纳米级集成电路成像质量下降的问题非常必要. Off-axis illumination and sub-resolution assistance feature technologies are described. The principles of these two technologies are analyzed. By using software for lithography simulation, the simulation results of lines with different width and pitch before and after adding SRAF are compared with that without off-axis illumination and sub-resolution assistance feature. The result shows that off-axis illumination and sub-resolution assistance feature can effectively enhance the resolution of sub-100 nanometers graphics, enlarge the process window, reduce the requirement of process parameters for lithography projection, and therefore, are very necessary for solving the problem of projection quality reduction for sub-100 nanometers integrated circuit, brought by "Sub-wavelength Lithography".
出处 《江南大学学报(自然科学版)》 CAS 2006年第6期679-684,共6页 Joural of Jiangnan University (Natural Science Edition) 
基金 国家自然科学基金项目(60176015)
关键词 离轴照明 次分辨率辅助图形 分辨率增强技术 光刻模拟 off-axis illumination sub-resolution assistance feature resolution enhancement technology optical lithography simulation
  • 相关文献

参考文献9

  • 1Lefebvre M.The future of custom cell generation in physical synthesis[C]// Proceedings of the 34th Conference on Design,Automation Anaheim,California,United States,New York:A Press,1997:446-451.
  • 2Kahng A B.Subwavelength lithography and its potential impact on design and EDA[C]// Proceedings of the 36th Conference on Design Automation,New Orleans,Louisiana,United States,New York:A Press,1999:799-804.
  • 3Wong A K.Resolution enhancement techniques in optical lithography[M].California,USA:SPIE Press,2001.
  • 4Paul Luehrmann,Peter van Oorschot,Hans Jasper,et al.0.35μm lithography using off-axis illumination[J].SPIE,1993,19(27):103-124.
  • 5蘇俊鐘.光微影術(台湾:NanoScience奈米科学网)[EB/OL](2005-03-23)[2005-04-10].http://nano.nchc.org.tw/dictionary/Optical_Lithography/20050323.html.
  • 6Smith B W.Mutually optimizing resolution enhancement techniques:illumination,APSM,assist feature OPC,and gray bars[J].SPIE,2001,4346:471-485.
  • 7Petersen J S.Analytical description of anti-scattering and scattering bar assist features[J].SPIE,2000,4000:77-89.
  • 8Lars W Liebmann.Resolution enhancement techniques in optical lithography:it's not just a mask problem[J].SPIE,2001,4409:23-32.
  • 9康晓辉,张立辉,范东升,王德强,谢常青,刘明.193 nm光刻散射条技术研究[J].微电子学,2005,35(4):360-363. 被引量:3

二级参考文献8

  • 1Rain-Choudhury P.Handbook of microlithography,micrmachining,and microfabricatin:Volume 1[M].USA:SPIE-International Society fr Optical Engine,1997.
  • 2Petersen J S.Analytical description of anti-scattering and scattering bar assist features[J].Proc SPIE,2000,4000:77-89.
  • 3Mack C A.Inside PROLIH:a comprehensive guide to optical lithography[Z].Austin,Texas: FINLE Technologies,Inc,1997.
  • 4Smith B W.Mutually optimizing resolution enhancement techniques:illumination,APSM,assist feature OPC,and gray bars[J].Proc SPIE,2001,4346:471-485.
  • 5Brueck S R J,Chen X-L.Spatial frequenecy analysis of optical lithography resolution enhancement techniques [J].Proc SPIE,1999,3679:715-725.
  • 6Goodman J W.Introduction to Fourier Optics[M].New York:McGraw-Hill,1968.
  • 7Lai C-M,Liu R-G,Gau T-S,et al. Optimal positions for SB assignment and the specification of SB width variation[J].Proc SPIE ,2001,4346:1443-1445.
  • 8MaskTools Company. Scattering bars [EB/OL]. http: //www. masktools. com/content/scat_bars. pdf.

共引文献2

同被引文献15

  • 1张培勇,严晓浪,史峥,高根生,马玥,陈晔.亚100纳米级标准单元的可制造性设计[J].电子学报,2005,33(2):304-307. 被引量:3
  • 2郭琦,李惠军.超大规模集成电路的可制造性设计[J].微纳电子技术,2005,42(9):435-439. 被引量:1
  • 3赵珉,杨清华,刘明,陈宝钦.可制造性设计在纳米SOC中的应用和发展[J].微纳电子技术,2007,44(6):282-288. 被引量:2
  • 4Chang Runzi, Cao Yu, Costas J Spanos. Modeling the Electrical Effects of Metal Dishing Due to CMP for On - Chip Interconnect Optimization[J]. IEEE Trans. on Electron Devices,2004,51(10):1 577 - 1 583.
  • 5Calhoun B H, Cao Yu, Li Xin, et al. Digital Circuit Design Challenges and Opportunities in the Era of Nanoscale CMOS [J]. Proceedings of IEEE,2008,96(2) :343 - 365.
  • 6Puneet Gupta, Andrew B Kahng, Chul - Hong Park, et al. Wafer Topography - Aware Optical Proximity Correction [J]. IEEE Trans. on Computer - Aided Design of Integra - ted Circuits and Systems,2006,25(12) :2 747 - 2 755.
  • 7Enderling S, Brown C L, Smith S,et al. Sheet Resistance Measurement of Non - standard Cleanroom Materials Using Suspended Greek Cross Test Structures [J]. IEEE Trans. on Semiconductor Manufacturing, 2006,19 ( 1 ) : 2 - 9.
  • 8Smith S,Walton A J, Ross A W S,et al. Evaluation of the Issues Involved with Test Structures for the Measurement of Sheet Resistance and Linewidth of Copper Damascene Interconnect[A]. Proceedings of 2001 International Conference on Microelectronic Test Structures[C]. Kobe,Japan, 2001:195 - 200.
  • 9Linda M Hoad, Harry A Schafft. An Evaluation of Electrical Linewidth Determination Using Cross - Bridge and Multi - Bridge Test Structures[A]. 1999 IEEE International Integrated Reliability Workshop Final Report[C] Lake Tahoe, 1999 : 41 -45.
  • 10Kelvin Yih- Yuh Doong,Jurcy Cho- His Huang, Chia- Chi Chu,et al. Infrastructure Development and Integration of Electrical - Based Dimensional Process Window Che- cking[J]. IEEE Trans. on Semiconductor Manufacturing, 2004,17(2):123 - 141.

引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部