期刊文献+

CMP技术的现状与发展

The Present Situation and the Development of Chip Multi-Processors Technology
下载PDF
导出
摘要 以单芯片多处理器(CMP)技术为主线,综述了多核架构未来发展趋势及其技术走向。其中,详细介绍了CMP技术的背景,多核体系发展现状,在此基础上,详细讨论了CMP的诸多关键技术,并进一步介绍了当前CMP研究与应用的前沿成果和技术,最后讨论了CMP技术进一步发展的屏障,特别指出了指令级并行与任务级并行复杂性仍是CMP技术发展的主要问题。 This article take the technology of the single chip multi-processor (CMP) as a master line. We elaborated the tendency of the development of the technology in the polynuclear overhead construction. At first, we introduced the background of CMP technology and the present situation of polynuclear system development. In this foundation, we discussed many essential technologies of CMP. Further more we discussed the achievement and the technology in current CMP research . Finally , we discussed the banier which hinders the CMP technology further development, specially pointed out that the parallel in instruction level and parallel complexity in the duty level was still the main bottleneck of CMP technologieal development.
作者 简岩
出处 《遵义师范学院学报》 2006年第6期52-56,共5页 Journal of Zunyi Normal University
关键词 单芯片多处理器 并行计算 体系与结构 Chip Multi-Processors Parallel computation Achtechture
  • 相关文献

参考文献2

二级参考文献21

  • 1孟丹,张志宏,陈明宇.高生产率计算系统[J].计算机研究与发展,2005,42(4):563-569. 被引量:6
  • 2[6]Culler D, Karp R, Patterson D et al. LogP: Towards a realistic model of parallel computation. In: Proceedings of PPoPP IV, San Diego, CA, USA, 1993.1~12
  • 3[7]Gibbons Phillip B, Matias Yossi, Ramachandran V. Can a shared-memory model serve as a bridging model for parallel computation? In: Proceedings of SPAA′97, Newport, Rhode Island, USA, 1997. 72~83
  • 4[8]Cook S A, Reckhow R A. Time bounded random access machines. Journal of Computer and Systems Sciences, 1973, 7(4) :354~375
  • 5[9]Alpern B, Carter L, Feig E, Selker T. The uniform memory hierarchy model of computation. Algorithmica, 1994, 12(2/3):72~109
  • 6[10]Aggarwal A, Alpern B, Chandra A, Snir M. A model for hierarchical memory. In: Proceedings of the 19th Annual ACM Conference on Theory of Computing, New York, USA, 1987.305~314
  • 7[11]Aggarwal A, Alpern B et al. Hierarchical memory with block transfer. In: Proceedings of the 28th Annual IEEE Symposium on Foundations of Computer Science, Los Angels, California,USA, 1987. 204~216
  • 8[12]Amato N M et al. Predicting performance on SMPs: A case study--the SGI Power Challenge. In: Proceedings of the 14th International Parallel and Distributed Processing Symposium (IPDPS′00), Cancun, Mexico, 2000. 729~737
  • 9[14]Badawy A H, Aggarwal A, Yeung D, Tseng C W. Evaluating the impact of memory system performance on software prefetching and locality optimizations. In: Proceedings of 2001 International Conference on Supercomputing (ICS′01), Sorrento,Italy,2001. 486~500
  • 10[16]Juurlink Ben, Wijshoff Harry A G. A quantitative comparison of parallel computation models. ACM Transactions on Computer Systems, 1998, 16(3):271~318

共引文献15

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部