期刊文献+

Ai7技术及在并行测试改造中的应用研究 被引量:3

Research on Ai7 technique and its application in the parallel testing modification
下载PDF
导出
摘要 专用资源架构排除了资源共享架构下测试系统中测试装置的延时以及对资源配置的限制,保证了测试的吞吐量,它的前提是高集成度的子系统和高集成度的I/O通道。本文研究了专用资源架构的一种实现方案即Ai7技术的背景和专用资源架构的基本原理,详细介绍了产品Ai710模块的内部子系统和应用软件,给出了某型导弹测试平台的并行测试改造中Ai710模块的应用方案和结果。 Dedicated Resource Architecture (DRSA) avoids the delay time of test equipment, the limit of testing source configuration in the ATS with a Shared Resource Architecture (SRA) and guarantees ATS test throughput. The premise of the architecture is sub-system and I/O channels that hold high gathering degree. The background of Ai7 technique, an implementation scheme of DRSA and the basic principle of DRSA are introduced. And the internal sub-systems and application software of the product Ai710 module is described in detail. Finally, the paper gives out the application schedule and the result of Ai710 module in the modification of a certain Missile Testing Platform to improve its ability of parallel testing.
出处 《电测与仪表》 北大核心 2007年第1期48-51,28,共5页 Electrical Measurement & Instrumentation
基金 国防"十一五"重点预防项目(51317030105) 空间工程大学优秀博士论文创新基金(06015)
关键词 公共执行技术 Ai7 并行测试 common implementation technique Ai7 parallel testing
  • 相关文献

参考文献7

  • 1Michael Robison, Charles Musson. TEST PROGRAM OFFLOAD USING CRATE [A]. In: IEEE-2004 Autotestcon proceedings, USA: 2004.80-85.
  • 2BEST NEW VXI & PXI PRODUCTS of 2000 [J]. VXIbus Newsletter,2000,12(1):1.
  • 3周越文,陈希林.基于CORBA的并行测试软件研究[J].微计算机信息,2006(09S):32-34. 被引量:2
  • 4Mike Krayewsky, Mike Bond LM-STAR TECHNOLOGY SUPPORT SOLUTION [A]. In: IEEE-2004 Autotestcon proceedings, USA: 2004.129-135.
  • 5Ai7- Series Analog Test Instrument Subsystem[EB/OL]. www.teradyne.com/cbti
  • 6Analog Functional Testing at the Board and Box Level [EB/OL]. www.teradyne.com
  • 7TestStudio:Web-Based ATE Operating Environment[EB/OL]. www.ter-adyne.com.

二级参考文献4

共引文献1

同被引文献16

  • 1肖明清,朱小平,夏锐.并行测试技术综述[J].空军工程大学学报(自然科学版),2005,6(3):22-25. 被引量:56
  • 2William A Ross.统一美国国防部的自动测试系统标准[S].美国海军航空系统系统司令部PMA260D办公室.
  • 3程明,毕立恒,杨晓光.用CPLD和FLASH存储器配置FPGA[J].微计算机信息,2007,23(20):171-173. 被引量:7
  • 4Patrick A. Curry, Judy Burden, Glenn A. Lundy. Next Generation Automatic Test System (NGATS) Update [A] . AUTOTESTCON proceedings [C]. IEEE 2006 : 318 - 322.
  • 5陈任伟.军用移动电站USB检测仪器的研制[D].石家庄:军械工程学院,2010:32-33.
  • 6Analog Devices, Inc. AD620 Data Sheet, Rev. E [DB/OL], 1999: 10 - 15. http: //www. analog, com.
  • 7Analog Devices, Inc. AD574 Data Sheet, Rev. B [DB/OL], 4 - 8. http: //www. analog, com.
  • 8McDonnell R. Benefits of Parallel Testing [EB/OL]. http:// www. ni. corn/Developer zone, 2002.
  • 9Wiliam A Ross. The Impact of Next Generation Test Technolo- gy on Aviation Maintenance [C]//AUTOTESTCON proceed- ings. IEEE, 2003 : 2-9.
  • 10McDonnell R. Parallel Test Architectures for Reducing the Cost to Test[EB/OL]. http://www, ni. corn/Developer zone, 2004.

引证文献3

二级引证文献8

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部