期刊文献+

与常规CMOS工艺兼容的高压PMOS器件设计与应用

Design of High Voltage PMOSFET Compatible with Standard CMOS Technology
下载PDF
导出
摘要 采用常规P阱CMOS工艺,实现了与CMOS工艺兼容的高压PMOS器件。制作的器件,其击穿电压为55 V,阈值电压0.92 V,驱动电流25 mA。对所设计的CMOS兼容高压PMOS器件的制造工艺、器件结构和测试等方面进行了阐述。该器件已成功应用于VFD平板显示系列电路。 High voltage PMOSFET's compatible with standard CMOS technology is designed and implemented in a standard twin-well CMOS process. The high voltage PMOSFET has a breakdown voltage of - 55 V, a threshold voltage of - 0. 92 V and driving current of 25 mA. The fabrication process, device structure and PCM testing are described. This device is suitable for VFD driver application.
出处 《微电子学》 CAS CSCD 北大核心 2007年第1期41-44,共4页 Microelectronics
基金 电子元器件可靠性物理及其应用技术国防科技重点实验室基金资助项目(51433020105DZ6802)
关键词 高低压兼容 偏置栅高压MOS 标准CMOS工艺 PMOS器件 High-/low-voltage compatibility Offset-gate HVMOS Standard CMOS process PMOSFET
  • 相关文献

参考文献8

  • 1Ballan H,Declercq M.High voltage devices and circuits in standard CMOS technologies[M].The Netherland:Kluwer Academic Publishers,1999.
  • 2Li H-Z.5 V CMOS design rules[Z].China:KI Electronics Co.Ltd.2005.
  • 3Valencic V,Ballan H,Deval P,et al.50 V LCD driver integrated in standard 5-V CMOS process[A].IEEE 1994 Custom Integr Circ Conf[C].San Diego,CA,USA.1994.578-581.
  • 4Haas J,Au K,Martin L C,et al.High voltage CMOS LED driver using low voltage CMOS process[A].IEEE 1989 Custom Integr Circ Conf[C].San Diego,CA,USA.1989.14.6.1-14.6.4
  • 5Myers F,Sutor J,Tam P,et al.Integration of high voltage transistors into a 1.5 μm CMOS process for LCD driver applications[A].IEEE 1993 Custom Integr Circ Conf[C].San Diego,CA,USA.1993.24.7.1-24.7.4.
  • 6Parpia Z,Salama C A T,Hadaway R.Modeling and characterization of CMOS-compatible high-voltage device structures[J].IEEE Trans Elec Dev,1987,34(11):2335-2343.
  • 7Silvaco.ATLAS User's Manual[Z].Version 6.0,Silvaco International.1998.
  • 8Silvaco.ATHENA User's Manual[Z].Version 6.0,Silvaco International.1998.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部