期刊文献+

绝缘体上硅动态阈值nMOSFETs特性研究(英文) 被引量:1

Study on SOI Dynamic Threshold nMOSFETs
下载PDF
导出
摘要 基于绝缘体上硅技术,提出并研制动态阈值nMOSFETs结构.阐述了动态阈值nMOSFETs的工作原理.动态阈值nMOSFETs的阈值电压从VBS=0V时的580mV动态变化到VBS=0.6V时的220mV,但是这种优势并没有以增加漏电流为代价.因此动态阈值nMOSFETs的驱动能力较之浮体nMOSFETs在低压情况下,更具有优势.工作电压为0.6V时,动态阈值nMOSFETs的驱动能力是浮体的25.5倍,0.7V时为12倍.而且浮体nMOSFETs中的浮体效应,诸如Kink效应,反常亚阈值斜率和击穿电压降低等,均被动态阈值nMOSFETs结构有效抑制. A structure of SOI Dynamic Threshold (DT) nMOSFETs was proposed and fabricated. The principle of SOI DT nMOSFETs is explained. The threshold voltage of SOI DT nMOSFETs changes dynamically from 580 mV at VBs = 0 V to 220 mV at VBs = 0. 6 V without the cost of more leakage current. The experimental results demonstrate that SOI DT nMOSFETs have excellent drivability over SOI floating body (FB) nMOSFETs under ultra low work supply condition. The ratios of drain saturation current between SOI DT nMOSFETs and SOI FB nMOSFETs are 25.5 and 12, respectively, when the bias of gate is at 0. 6 V and 0. 7 V. Furthermore, floating body effects inherent in SOI FB nMOSFETs are effectively suppressed by SOI DT nMOSFETs such as Kink effect, abnormal subthreshold characteristics and earlier breakdown.
出处 《电子器件》 CAS 2007年第1期5-8,共4页 Chinese Journal of Electron Devices
关键词 绝缘体上硅 动态阈值 浮体 SOI dynamic threshold floating body
  • 相关文献

参考文献1

二级参考文献18

  • 1Momiyama Y,Hirose T,Kurata H, Goto K,Watanabe Y, and Sugii T. A 140 GHz ft and 60 GHz fmax DTMOS Integrated with High-performance SOI Logic Technology[J].IEDM2000,451-454.
  • 2Fariborz Assaderaghi, Hu Chengming ,Ping K Ko,Stephen A Parke,Jeffrey Boker. Dynamic Threshold-Voltage MOSFET(DTMOS) for Ultra-Low Voltage VLSI[J].IEEE Transactions on Electron Devices,1997,44(3):414-422.
  • 3Lee Jong-Wook, Kim Hyung-Ki, Oh Jeong-Hee , Yang Ji-Woon , Won-Chang Lee, Jong-Soo Kim, Oh Min-Rok , and Yo-Hwan Koh. A New SOI MOSFET for Low Power Applications[C].In:Proceedings 1998 IEEE International SOI Conference,1998,65-66.
  • 4Chao Tien-Sheng,Lee Yao-Jen,Huang Tiao-Yuan. High-voltage and High-Temperature Applications of DTMOS With Reverse Schottky Barrier on Substrate Contacts[J].IEEE Electron Device Letters,2004,25(2):86-88.
  • 5Sleight Jeffrey W,Mistry Kaizad R. DC and Transient Characterization of a Compact Schottky Body Contact Technology for SOI Transistors[J].IEEE Transactions on Electron Devices,1999,46(7):1451-1456.
  • 6Chung In-Yong ,Woo Dong Soo ,Park Young June ,and Hong Shick Min. A New SOI MOSFET Structure with Junction Type Body Contact[J].IEDM,1999,59-62.
  • 7Alan J Drake,Noah Zamdmer,Kevin J Nowka, and Richard B Brown. Analysis of the Impact of Gate-Body Signal Phase on DTMOS Inverters in 0.13um PD-SOI[C].In:IEEE International SOI Conference,2003,99-100.
  • 8Lo Wen-Cheng,Chang Sun-Jay,Chang Chun-Yen,Chao Tien-Sheng. Impacts of Gate Structure on Dynamic Threshold SOI nMOSFET[J].IEEE Electron Device Letters,2002,23(8):497-499.
  • 9Sivaran P, Anand B, Desai Madhav p. Silicon Film Thickness Considerations in SOI-DTMOS[J].IEEE Electron Device Letters,2002,23(5):276-278.
  • 10Wei Liqiong,Chen Zhanping,Roy Kaushik. Double Gate Dynamic Threshold Voltage(DGDT) SOI MOSFETs for Low power High Performance Designs[C].In:Proceedings 1997 IEEE International SOI Conference,1997,82-83.

共引文献6

同被引文献8

  • 1毕津顺,海潮和,韩郑生.SOI动态阈值MOS研究进展[J].电子器件,2005,28(3):551-555. 被引量:7
  • 2Emil Arnold, Theodore Letavic, Hemant Bhimnath- wala. High-temperature off-state characteristics of thin-SOI power devices [J]. IEEE Electron Device Letters, 1996, 17(12): 557-559.
  • 3Groeseneken Guido, Colinge J P, Maes Herman E, et al. Temperature dependence of threshold voltage in thin-film SOI MOSFET' s [J]. IEEE Electron Device Letters, 1990, 11(8): 329-331.
  • 4Taur Yuan, Ning Tak H. Fundamentals of Modern VLSI Devices[M]. Cambridge, England.. Cambridge University Press, 1998.
  • 5Assaderaghi Fariborz, Hu Chengming, Ko Ping K, et al. Dynamic threshold-voltage MOSFET (DTMOS) for ultra-low voltage VLSI[J]. IEEE Transactions on Electron Devices, 1997, 44(3): 414-422.
  • 6F Javier De la Hidalga-W, M Jamal Deen. The dynamic threshold voltage MOSFET[C]. Devices, Circuits and Systems, 2000: 1-7.
  • 7Chang Sun-Jay, Chang Chun-Yen, Chen Coming, et al. High-performance and high-reliability 80-nm gate- length DTMOS with indium super steep retrograde channel[J]. IEEE Transactions on Electron Devices, 2000, 47(12): 2 379-2 384.
  • 8Lin S C, Yuan K H, Kuo James B. Short-channel effects of SOl partially-depleted(PD) dynamic-threshold MOS (DTMOS) devices[C]. Electron Device Meeting, 2000:48-49.

引证文献1

二级引证文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部