期刊文献+

一种RISC微处理器的快速乘除法运算设计与实现 被引量:3

Design and Implementation of Fast Computation for Multiplication and Division Embedded in RISC Processor
下载PDF
导出
摘要 定点尾数乘除法器是相应32位浮点运算的核心部件,针对工控应用,本文采用半定制方法完成了设计并且采用TSMC0.18微米工艺实现.乘法器采用基4Booth编码,通过对符号位、隐含位的处理减少了部分积的生成,并在Wallace树求和过程中,引入4:2压缩器,加快了求和速度.除法器采用改进的SRT算法,引入商位猜测、部分余并行计算、商位修正值选择电路.乘除法器均采用了进位保留加法器提高运算速度.后端物理实现表明,乘除法器的频率分别可到227MHz,305MHz,整体设计具有简洁、快速、计算准确的特征. Multiplier and divider embedded in RISC CPU were designed and implemented in TSMC 0. 18 micrometer process. The carry saved adder and carry look ahead adder were used in the circuits. By carefully optimization, the quantity of partial products generation could be lowered, and the efficiency of the Wallace summing enhanced. The multiplier could be used in pipelined mode to improve the efficiency of CPU, and the divider, by means of modified SRT algorithm, the accuracy of division could be acquired. By adopting the quotient guess, parallel remainder computing, and modified bit selecting circuits, the fast speed is acquired. The physical implementation result shows that the speed of Multiplier and Divider could be 227 MHz, 305 MHz, respectively. The circuits are accurate and effident for the industrial automation applications.
出处 《电子器件》 CAS 2007年第1期162-166,共5页 Chinese Journal of Electron Devices
关键词 保留进位加法器 布斯编码 乘法器 除法器 集成电路设计 carry saved adder Booth encoding multiplier divider VLSI design
  • 相关文献

参考文献10

  • 1王江,黄秀荪,仇玉林.基于基金会现场总线协议的接口芯片设计[J].电子器件,2006,29(3):976-980. 被引量:1
  • 2The Institute of Electrical and Electronic Engineers,Inc.IEEE Standard for Binary Floating-Point Arithmetic,ANSI/IEEE Std 754-1985[S].New York,1985.
  • 3Schwarz EM,Averill B,Sigal L.A Radix-8 CMOS S/390 Multiplier[C]//Proc.of Thirteenth Symp.on Comput.Arith,Asilomar,CA,1997:2-9.
  • 4Booth A.A Signed Binary Multiplication Technique[J].Quarterly J.Mechanical and Applied Math,1951,4:236-240.
  • 5Tocher K D.Techniques of Multiplication and Division for Automatic Binary computers[J].Quarterly J Mech Appl Math,1958; 11(3):364-384.
  • 6Gerwig G,Wetter H,Schwarz EM.et.al..High Performance Floating-Point Unit with 116 Bit Wide Divider//Computer Arithmetic,2003.Proceedings.16th IEEE Symposium on.2003:87-94.
  • 7Koren I.Computer Arithmetic Algorithms[M].Prentice Hall,Englewood Cliffs,NJ,1993.
  • 8Ercegovac MD,Lang T.On-the-Fly Conversion of Redundant into Conventional Representation[J].IEEE Trans on Comp,1987; 36(7):895-897.
  • 9Artisan TSMC 0.18 μm Standard cell library? manual[R].Artisan Inc,2003.
  • 10Jan M.Rabaey 著,周润德译.数字集成电路[M].第二版,北京:电子工业出版社,2004.

二级参考文献6

  • 1田泽 于敦山 盛世敏.ARM SoC体系结构[M].北京:航空航天大学出版社,2002..
  • 2Keating M.著.沈戈译.片上系统--可重用设计方法学[M].北京:电子工业出版社,2004.
  • 3Scott A V.et al.Truly Distributed Control Systems Using Field Bus Technology[C]//Seventh IEEE International Conference on the Engineering of Computer Based Systems,2000.
  • 4IEC61158[S]part2,part3,part4.IEC 2003.
  • 5Wiring and Installation 31.25 kbit/s,Voltage? Mode,Wire Medium Application Guide[R].Austin,Texas.Field Bus Foundation 1996.
  • 6Artisan TSMC 0.25 μm Standard Cell Library Manual[R].Artisan Inc.2003.

同被引文献24

引证文献3

二级引证文献9

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部