期刊文献+

ASIC设计流程中的典型问题研究 被引量:2

Research on some typical problems in the ASIC design flow
下载PDF
导出
摘要 随着集成电路制造工艺的快速发展,系统芯片(SOC)及其功能ASIC模块的研究越来越引起关注.基于ASIC设计流程,讨论了当前ASIC设计中逻辑综合、易测性、低功耗等一些典型问题,并以工艺独立阶段和工艺映射阶段中ASIC综合需要解决的问题为研究重点,结合实例分析了其中的关键环节,以期作为高性能ASIC设计优化、可测性设计、设计验证等方向分析研究的前期工作. With the fast development of IC fabricating technology, research on SOC and ASIC modules cause more attention. According to the design flow, some typical problems, such as log- ic synthesis, testability and low power dissipation, was discussed in the paper. And most attention was paid on the ASIC synthesis in the technology independency and technology mapping procedure separately. We hope that the research is a good guide for the study on design optimization, design for test and verification.
出处 《浙江工业大学学报》 CAS 2007年第2期127-131,共5页 Journal of Zhejiang University of Technology
基金 浙江省教育厅资助科研项目(20051399)
关键词 ASIC 逻辑综合 可测性设计 低功耗 ASIC logic synthesis design for test low power dissipation
  • 相关文献

参考文献4

二级参考文献29

  • 1Tracy Larrabee.Test pattern generation using Boolean satisfiability.IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems,1995,14( 1 ):4~ 15
  • 2Robert T Stanion,Debashis Bhattacharya,Carl Sechen.An efficient method for generating exhaustive test sets.IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems,1995,14(12):1516~1525
  • 3P Stephan,R K Brayton,A Sangiovanni-Vincenteli.Combinational test generation using satisfiability.IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems,1996,15(9):1167~1176
  • 4Emil Gizdaraki,Hidio Fujiwara.SPIRIT:A highly robust combinational test generation algorithm.IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems,2002,21(12):1446~1458
  • 5Randal E Bryant.Graph-based algorithms for Boolean function manipulation.IEEE Trans on Computers,1986,35(8):677~691
  • 6J Kim et al.On applying incremental satisfiability to delay fault testing.In:Proc of IEEE/ACM Design,Automation and Test in Europe Conference.Paris:ACM Press,2000.380~384
  • 7D Brand.Verification of large synthesized designs.In:Proc of Int'l Conf on Computer-Aided Design.San Joes:IEEE Press,1993.534~537
  • 8C Leonard Berman.Circuit width,register allocation,and ordered binary decision diagrams.IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems,1991,10(8):1059~1066
  • 9Mukul R Prasad,Philip Chong,Kurt Keutzer.Why is ATPG easy ? In:Proc of the Design Automatic Conference.New Orleans:ACM Press,1999.22~28
  • 10F Somenzi.CUDD:CU Decision Diagram Package.Release 2.3.1 [ CP],Boulder:University of Colorado,2001

共引文献6

同被引文献11

引证文献2

二级引证文献1

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部