期刊文献+

传输透明的SoC总线低功耗环算法 被引量:1

Transfer transparent algorithm of low power wrapper on SoC bus
下载PDF
导出
摘要 为适应地址、读/写数据在不同传输方式下的特性,并保持SoC总线上IP可复用的特点,提出了传输透明的SoC总线低功耗环算法.描述了低功耗传输与总线编码的算法原理,以及在地址线、读/写数据线上的实现结构.在概率模型的基础上进行了分析,低功耗环有效地降低了SoC总线的信号翻转率.通过建立网络终端测试系统,在不同传输方式所占比例不同的情况下进行了测试,结果表明,低功耗环算法达到了降低功耗的目的. A transfer transparent algorithm of low power wrapper was proposed to meet various transfer requirements of address and read/write data and maintain the reusability of intellectual property (IP) on SoC bus. The algorithm was described based on the principles of low power transfer and bus encoding, and then its implementation structures on address and read/write data lines were given. Analysis result based on probability model showed that the turnover rate of bus signals was reduced effectively. After building a testing system of network terminal, the average bus power consumption with different transfer type proportion was tested. Testing result showed that the wrapper algorithm decreased SoC bus power.
出处 《浙江大学学报(工学版)》 EI CAS CSCD 北大核心 2007年第2期221-225,共5页 Journal of Zhejiang University:Engineering Science
基金 国家"863"高技术研究发展计划资助项目(2003AA141050 2003AA1Z1060)
关键词 系统芯片 低功耗 总线 system on chip (SoC) low power bus wrapper
  • 相关文献

参考文献9

  • 1RABAEY J M,CHANDRAKASAN A,NIKOLIC B.数字集成电路--电路、系统与设计[M].周润德,译.北京:电子工业出版社,2004:98.
  • 2STAN M R,BURLESON W P.Bus-invert coding for low-power I/O[J].IEEE Transactions on VLSI,1995,3(1):49-58.
  • 3SOTRIRIADIS P P,CHANDRAKASAN A.Reducing bus delay in submicron technology using coding[C]∥ Proceedings of the ASP-DAC 2001.Yokohama:Institute of Electrical and Engineers,2001:109-114.
  • 4HONG S,NARAYANAN U,CHUNG K S,et al.Bus-invert coding for low-power I/O-a decomposition approach[C]∥ Proceedings of 43rd IEEE Midwest Symposium on Circuits and Systems.Lansing:Michigan State University,2000:750753.
  • 5SHIN Y,CHAE S,CHOI K.Reduction of bus transitions with partial bus-invert coding[J].IEE Electronics Letters,1998,34(7):642-643.
  • 6SU C L,TSUI C Y,DESPAIN A M.Saving power in the control path of embedded processors[J].IEEE Design and Test of Computers,1994,11(4):24-31.
  • 7BENINI L,DE MICHELI G,MACII E,et al.Asymptotic zero-transition activity encoding for address busses in low-power microprocessor-based systems[C]∥ Proceedings of Great Lakes Symposium on VLSI.Illinois:University of Illinois,1997:77-82.
  • 8BENINI L,DE MICHELI G,MACII E,et al.System level power optimization of special purpose applications,the beach solution[C]∥ Proceedings of International Symposium on Low Power Electronics and Design.Monterey:IEEE,1997:24-29.
  • 9殷宏,陆生礼.零翻转编码地址总线SoC的低功耗设计[J].单片机与嵌入式系统应用,2004,4(1):12-14. 被引量:3

二级参考文献5

  • 1[1]Stan M R, Burleson W P. Bus-invert coding for low-power I/O. IEEE Transactions on VLSI Systems. vol.3 no.l. 1995.49~58
  • 2[2]Weste N, Eshraghian K. Principles of CMOS VLSI Design.A Systems Perspective. Reading, MA:Addison-Wesley Publishing Company, 1988
  • 3[3]Mehta H, Owens R M, Irwin M J. Some Issues in Gray Code Addressing. GLS-VLSI-96, pp. 178-180, Amea, IA,March 1996
  • 4[4]Benini L, De Micheli G, Macii E, et al. Asymptotic ZeroTransition Activity Encoding for Busses in Low-power Microprocessor-Based Systems
  • 5[5]Benini L, De Micheli G, Macii E, et al. Address Bus Encoding Technique for System-Level Power Optimization. Design Automation and Test in Europe, 1998. 861~866

共引文献2

同被引文献5

引证文献1

二级引证文献2

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部