期刊文献+

同步整流DC/DC升压芯片中驱动电路的设计

Driver Circuit Design for Synchronous Step-up DC/DC Converter
下载PDF
导出
摘要 在DC/DC转换芯片中,为了保证功率开关管及时导通和截止,需要设计专门的驱动电路。本文设计了同步整流驱动电路,通过引入负跳沿延时单元,消除了CMOS瞬态短路导通现象,降低了功耗,保护了输出级。HSPICE仿真表明,驱动电路延时小于14ns,能满足较高开关频率的要求;同时,开关转换时的尖峰电流减小了56%,功耗也降低了19.3%。 The main design issues such as propagation delay and power dissipation have been addressed for the gate-driver of DC/DC switching regulator and a gate-driver for the synchronous rectifier. MOSFET is then proposed in this paper, in which an improved circuit not only reducing the power dissipation, but also protecting output stage is given. The result of simulation using HSPICE shows that the improved circuit has less than 14ns propagation delay, reduces 56% peak current, and saves 19.3% power as well.
出处 《计算机与数字工程》 2007年第3期164-166,共3页 Computer & Digital Engineering
关键词 驱动电路 同步整流 直流/直流 衬底控制 gate-driver,Synchronous rectification,DC/DC,Body-Diode Control
  • 相关文献

参考文献4

二级参考文献7

  • 1[2]VRM 8.2 DC-DC Converter Design Guidelines [ M ]. Intel Corp.,1998.
  • 2[3]Small C H. PC board power-supply planning obviates downstream prob-lems [ J ]. Computer Design, Jan., 1998,33-34.
  • 3[4]Yamashita N, et al. Board-mounted power supply module using a newlow power dissipation-control IC. IEEE Transactions on Power Elec-tronics, Oct [J]., 1993,8(4) :362-367.
  • 4[5]Namgoong W, Yu M, Meng T. High-efficiency variable-voltage CMOSdynamic de-de switching regulator [ A ]. Proceedings of ISSCC [ C ],1997,380-381.
  • 5[7]Sherman J D, Walters M M. Synchronous rectification: improving the ef-ficiency of buck converters [J]. EDN, Mar., 1996,41(6).
  • 6陈弘毅,清华大学微电子学研究所技术报告,1999年
  • 7陈卢,石秉学,代铁军,栗国星,卢纯.高效率高精度开关电源脉宽调制芯片的实现[J].清华大学学报(自然科学版),1999,39(S1):40-43. 被引量:10

共引文献7

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部