期刊文献+

用于无绳电话的45/48 MHz 接收机锁相环频率合成器

A 45/48 MHz PLL Frequency Synthesizer for Cordless Phone Receiver
下载PDF
导出
摘要 设计了用于无绳电话的45/48 MHz 接收机锁相环频率合成器,电路采用0.35μm CMOS 工艺,整数分频方式,外接 LC 谐振回路来调节环路工作在34 MHz、37 MHz两个频段,每个频段包括20个信道,间隔25k为一个信道,本文用 SMIC 0.35μm CMOS 工艺参数对所设计的频率合成器进行了仿真,仿真结果表明:在电荷泵充放电电流为1mA 时,整体电路工作电流小于2.5mA,spur 小于—60dBc,锁定时间小于3ms。 A fully integrated 45/48 MHz PLL Frequency Synthesizer for cordless phone receiver was presented. It has two bands and each band has 20 channels of channel space 25 KHz. This PLL was simulated based on a 0.35μm n--well CMOS process. The simulation results show that its average operating current is less than 2.5 mA, spur is less than -60 dBc, locked time is less than 3 ms when the current of CP is 1 mA.
出处 《南开大学学报(自然科学版)》 CAS CSCD 北大核心 2007年第1期109-112,共4页 Acta Scientiarum Naturalium Universitatis Nankaiensis
关键词 锁相环 频率合成器 压控振荡器 纹波 PLL frequency synthesizer VCO spur
  • 相关文献

参考文献7

  • 1Han-il Lee,Tae-won Ahn,Duck-young Jung,et al.Scheme for no dead zone,fast PFD design[J].Journal of the Korean Physical Society,2002,40(4):543-545.
  • 2Dean Banerjee.PLL Performance,Simulation,and Design[M].3rd ed.Califernia Santa Clara:National Semiconductor,2003.
  • 3Behzad,Razavi.Design of Analog CMOS Integrated Circuits[M].New York:McGraw-Hall,2001.
  • 4Donhee Ham,Ali Hajimiri.Concepts and methods in optimization of integrated LC VCOs[J].IEEE Journal of Solid-State Circuits,2001,36(6):896-909.
  • 5Pietro Andreani,Sven Mattisson.On the use of MOS varactors in RF VCO's[J].IEEE Journal Of Solid-State Cir cuits,2000,35(6):905-910.
  • 6Salvatore Levantino,Carlo Samori,Member,etal.Frequency dependence on bias current in 5-GHz CMOS VCOs:Impact on tuning range and flicker noise upconversion[J].IEEE Journal Of Solid-State Circuits,2002,37(8):1 003-1 011.
  • 7秦世才,贾香鸾.模拟集成电子学[M].天津:天津科学技术出版社,2003.

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部