期刊文献+
任意字段
题名或关键词
题名
关键词
文摘
作者
第一作者
机构
刊名
分类号
参考文献
作者简介
基金资助
栏目信息

非对称GALS系统异步接口设计 被引量：7

Unsymmetrical interface design in GALS
下载PDF
导出
摘要 设计了一种新型点对点全局异步局部同步方式异步互连接口,采用非对称握手协议进行通讯,并在数据路径上加入异步可控FIFO,比传统的对称式异步接口时间利用率更高,并且能够实现数据的高速连续传输.在0.25μm工艺下,该接口发送和接收的最高频率可以分别达到670 MHz和1.45 GHz.该接口适用于对数据传输有较高要求的片上系统设计. A new point-to-point Global Asynchronous Local Synchronous （GALS） interface is developed. With an unsymmetrical handshake protocol, the communication between the interfaces is realized. And an FIFO is embedded into the datapath of the interfaces. The time utilization of the unsymmetrical interface is more effective than that of traditional symmetrical interfaces. And the interface can achieve high-speed continuous data transmission. Based on the 0.25um CMOS processes, the highest rates of the sender and the receiver can reach 670 MHz and 1.45 GHz respectively. The unsymmetrical interfaces can be applied to the System On Chip（SOC） design of the high-speed data rate.
作者 徐阳扬 周端 杨银堂 王青松 廖峰
机构地区 西安电子科技大学微电子学院
出处 《西安电子科技大学学报》 EI CAS CSCD 北大核心 2007年第2期294-297,共4页 Journal of Xidian University
基金 国家自然科学基金资助项目(90407016)
关键词 全局异步局部同步 非对称 同一异步接口 global asynchronous local synchronous（GALS） unsymmetrical syn-asyn interface
分类号 TN47 [电子电信—微电子学与固体电子学]
  • 相关文献

参考文献2

二级参考文献17

  • 1Paschalis A, Gizopoulos D. An Effective BIST Architecture for Fast Multiplier Cores[A]. Design, Automation and Test in Europe Conference[C]. Munich: IEEE, Inc, 1999. 117-121.
  • 2Nakamura S. Algorithms for Iterative Array Multiplication[J]. IEEE Trans on Computers, 1986, 35(8) : 713-719.
  • 3Wallace C S. A Suggestion for a Fast Multiplier[J]. IEEE Trans on Elecronic Computers, 1964, 13( 1): 14-17.
  • 4Takach A B, Jha N K. Easily Testable Gate Level and DCVS Multipliers[J]. IEEE Trans on Computer-Aided Design, 1991, 10(7):932-942.
  • 5Hong S J. The Design of a Testable Parallel Multiplier[J]. IEEE Trans on Computers, 1990, 39(3) : 411-416.
  • 6Margala M, Chen Xianling. Design Verification and DFT for an Embedded Reconfigurable Low-power Multiplier in System-on-chip Applciations[A]. 14th Annual IEEE International ASIC/SOC Conference[C]. Arlington: IEEE, Inc, 2001. 230-234.
  • 7Kusse E. Analysis and Circuit Design for Low Power Programmable Logic Modules[D]. Berkeley: UC Berkeley, 1997.
  • 8Elmore W C. The Transient Response of Damped Linear Network with Particular Regard to Wideband Amplifiers[J]. Journal of Applied Physics, 1948, 19(1): 55-63.
  • 9Ismail Y I, Friedman E G, Neves J L. Repeater Insertion in Tree Structured Inductive Interconnect[J]. IEEE Trans on Circuits and Systems Ⅱ: Analog and Digital Signal Processing, 2001, 48(5): 471-481.
  • 10Zhang Hui, Rabaey J. Low-swing Interconnect Interface Circuits[ A ]. Proceedings of International Symposium on Low Power Electronics and Design[C]. New York: ACM Press, 1998. 161-166.

共引文献4

同被引文献70

  • 1刘勇攀,罗嵘,史峥,杨华中,汪蕙,严晓浪.异步电路的设计方法及其应用[J].微电子学,2002,32(6):457-461. 被引量：2
  • 2Benini L, Micheli G D. Networks on Chip: a New Paradigm for Systems on Chip Design [C]//Proceedings of Design Automation and Test in Europe Conference and Exhibition. Paris : IEEE, 2002 : 4.18-419.
  • 3Horowitz M, Dally W. How Scaling Will Change Processor Architecture[C]//IEEE International Solid-State Circuits Conference. San Francisco: IEEE, 2004: 132-133.
  • 4Daily W J, Towles B. Route Packets, Not Wires: On-chip Interconnection Networks [C]//Proceedi-ngs of Design Automation Conference. Las Vegas: IEEE, 2001:684-689.
  • 5Ye T. On-chip Muhiprocessor Communication Network Design and Analysis[D]. California: Stanford University, 2003.
  • 6Hu J, Marculescu R. Energy-and Performance-aware Mapping for Regular NoC Architectures[J].IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems, 2005, 24(4): 551-562.
  • 7Salminen E, Kulmala A, Hamalainen T D. Survey of Network-on-Chip Proposals [R/OL]. [2008-09-12]. http:// www. ocpip, org/socket/whitepapers/.
  • 8Salminen E, Kulmala A, Hamalainen T D. On Network-on-chip Comparison[C]//10th Euromicro Conference on Digital System Design Architectures, Methods and Tools. Lubeck: IEEE, 2007: 503-510.
  • 9Saneei M, Afzali-Kusha A, Navabi Z. Low-power and Low-latency Cluster Topology for Local Traffic NOCs[C]// Proceedings of IEEE International Symposium on Circuits and Systems. Island of Kos: IEEE, 2006: 1-5.
  • 10Jayasimha D N, Zafar B, Hoskote Y. On-Chip Interconnection Networks: Why They are Different and How to Compare Them [EB/OL]. [2008-09-12]. blogs, intel, com/research/terascale/.

引证文献7

二级引证文献10

西安电子科技大学学报
2007年 第2期

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部