期刊文献+

EIA的基于NIT和Multi-Core的面向应用调节架构

NIT and Multi-Core based application tuned processor architecture for EIA
下载PDF
导出
摘要 资源受限的嵌入式系统中运行的应用程序与运行于桌面系统的应用程序有显著的不同,需要考虑应用本身的需求,也要更多地关注体系结构对于计算所提供的指令级和微指令级的支持。阐述了与嵌入式Intel架构(EIA)研究有关的重要问题,提出了一个基于Intel多处理器核技术的嵌入式应用处理器解决方案,其核心思想是提供可定制的计算单元用于对特定计算的适应。这个方案与普通多核技术及可配置处理器架构的差别在于通过粗粒度并行机制获得计算资源的定制以便适应嵌入式系统计算的特殊性。 Applications for constrained embedded systems require careful attention to the match between the application and the support offered by the architecture,at the ISA and microarchitecture levels.In this paper,we address our ideas using tunable architectures to develop an understanding of an application's performance and to enhance its performance with respect to customized module.Especially,this paper addresses the challenges associated with the research issues about Embedded Intel Architecture(EIA) ,and furthermore,figures out a draft about how to make a unified approach to combine multiple EIA cores as a whole embedded computing solution to industry application.In this solution,coarse-grained parallelism mechanism is used instead of both dual cores and configurable architecture to achieve ILP in embedded system.
作者 张炯 金惠华
出处 《计算机工程与应用》 CSCD 北大核心 2007年第11期113-116,共4页 Computer Engineering and Applications
基金 Intel公司EIA高校合作研究计划。
关键词 嵌入式系统 测试 嵌入式英特尔架构 可配置处理器 embedded system test Embedded Intel Architecture (EIA) configurable processor
  • 相关文献

参考文献8

  • 1张炯,金惠华,尚利宏,昌盛.一种嵌入式系统软件的非干涉测试方法[J].北京航空航天大学学报,2004,30(7):666-669. 被引量:5
  • 2Taylor M B,Lee W,Amarasinghe S P.Scalar operand networks[J]IEEE Transactions on Parallel and Distributed Systems,2005,16(2).
  • 3M Taylor.Evaluation of the raw microprocessor:an exposed wire delay architecture for ILP and streams[C]//Proc Int'l Symp Computer Architecture,2004.
  • 4Taylor M.The raw microprocessor:a computational fabric for software circuits and general-purpose programs.IEEE Micro,2002:25-35.
  • 5Padmanabhan S,Jones P,Schuehler D V.Extracting and improving microarchitecture performance on reconfigurable architectures[J].International Journal of Parallel Programming,2005,33(2/3):115-136.
  • 6Mahlke S,Ravindran R,Schlansker M,et al.Bit-width sensitive code generation in a custom embedded accelerator design system[C]//the Proceedings of the 5th International Workshop on Software and Compilers for Embedded Systems(SCOPES 2001),St Goar,Germany,March 2001.
  • 7Sherwood T,Perelman E,Hamerly G,et al.Automatically characterizing large scale program behavior[C]//the Proceedings of the Tenth International Conference on Architectural Support for Programming Languages and Operating Systems(ASPLOS 2002),San Jose,California,October 2002.
  • 8Narayanasamy S,Sherwood T,Sair S,et al.Catching accurate Pro_les in hardware[C]//the Proceedings of the 9th International Symposium on High-Performance Computer Architecture(HPCA-9),Anaheim,California,February 2003.

二级参考文献2

  • 1[4]Wolf F, Ernst R. Data flow based cache prediction using local simulation [ A ]. IEEE International High-Level Validation and Test Workshop (HLDVT' 00) [ C ]. Berkeley, California : 2000. 155 ~160
  • 2[5]Ferdinand C, Wilhelm R. On predicting data cache behavior for real-time systems[A]. Proceeding of the ACM SIGPLAN Workshop on Languages, Compilers and Tools for Embedded Systems, Volume 1474 of Lecture Notes in Computer Science[C]. 1998.16 ~ 30

共引文献4

相关作者

内容加载中请稍等...

相关机构

内容加载中请稍等...

相关主题

内容加载中请稍等...

浏览历史

内容加载中请稍等...
;
使用帮助 返回顶部